Breaking News
Comments
Newest First | Oldest First | Threaded View
Joe Gianelli
User Rank
Rookie
re: A prediction ahead of its time?
Joe Gianelli   6/17/2011 12:16:41 AM
NO RATINGS
Hello Brian, Good blog content. FPGA-based prototyping has become mainstream but using these is still very difficult. I'm sorry that you were disappointed with what you saw at DAC but there is much to improve in this area. Unfortunately, not enough information get's out to the engineering community about who's got what. As Mick posts above, Synopsys has had co-simulation capability from their Chip-It (HAPS 6000) platform for a few years...at least. At InPA we too have co-simulation capability where the users RTL test bench drives the design in the FPGAs. In fact, we interface to all popular RTL simulators. In our flow, this is used to help verify that your design running in the FPGAs functions as the test bench expects, addressing your item #2 and #4. In our methodology co-simulation is important in that it transfers checkpoints from the simulation test bench to our Embedded Micro Machines (EMMs) giving the in-circuit debug flow a more reusable and qualified test plan. What engineers tell us they'd really like is a debug capability that looks at the system view of the design....and not just the individual logic states. What they mean by system view is debug technology that can track overall datapath activity, stimulated by I/O and controlled and monitored by the firmware.

Mick.Posner
User Rank
Rookie
re: A prediction ahead of its time?
Mick.Posner   6/16/2011 5:54:21 PM
NO RATINGS
Hi Brian -- I also noted that FPGA-based prototyping debug was a focus at this years DAC. I wanted to mention that Synopsys offers a co-simulation mode which is designed just as you described. They were demo'ing it in their suite. It enables a DUT running in the HAPS FPGA-based prototyping hardware to be validated against it's original simulation testbench. Doing this block by block will obviously reduce the numbre of surprises later as you integrate the blocks with each other in the system level prototype. Easier to debug as well as you have already individually validated the blocks operation before the integration.

Max The Magnificent
User Rank
Blogger
re: A prediction ahead of its time?
Max The Magnificent   6/15/2011 5:49:51 PM
NO RATINGS
Hi Brian -- as you say there was a lot of stuff to see at DAC -- I have SO many things to write about -- but I must admit that the Ricketick stuff sounded very interesting... More on this later -- Max



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Oh, No! My Antique Analog Meter Has Twitched Its Last
Max Maxfield
6 comments
Well, life is certainly full of ups and downs, isn't it? When it comes to the antique analog meters I'm using in a number of my hobby projects, things appeared to be going swimmingly well, ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)