Breaking News
Newest First | Oldest First | Threaded View
Joe Gianelli
User Rank
re: A prediction ahead of its time?
Joe Gianelli   6/17/2011 12:16:41 AM
Hello Brian, Good blog content. FPGA-based prototyping has become mainstream but using these is still very difficult. I'm sorry that you were disappointed with what you saw at DAC but there is much to improve in this area. Unfortunately, not enough information get's out to the engineering community about who's got what. As Mick posts above, Synopsys has had co-simulation capability from their Chip-It (HAPS 6000) platform for a few least. At InPA we too have co-simulation capability where the users RTL test bench drives the design in the FPGAs. In fact, we interface to all popular RTL simulators. In our flow, this is used to help verify that your design running in the FPGAs functions as the test bench expects, addressing your item #2 and #4. In our methodology co-simulation is important in that it transfers checkpoints from the simulation test bench to our Embedded Micro Machines (EMMs) giving the in-circuit debug flow a more reusable and qualified test plan. What engineers tell us they'd really like is a debug capability that looks at the system view of the design....and not just the individual logic states. What they mean by system view is debug technology that can track overall datapath activity, stimulated by I/O and controlled and monitored by the firmware.

User Rank
re: A prediction ahead of its time?
Mick.Posner   6/16/2011 5:54:21 PM
Hi Brian -- I also noted that FPGA-based prototyping debug was a focus at this years DAC. I wanted to mention that Synopsys offers a co-simulation mode which is designed just as you described. They were demo'ing it in their suite. It enables a DUT running in the HAPS FPGA-based prototyping hardware to be validated against it's original simulation testbench. Doing this block by block will obviously reduce the numbre of surprises later as you integrate the blocks with each other in the system level prototype. Easier to debug as well as you have already individually validated the blocks operation before the integration.

Max The Magnificent
User Rank
re: A prediction ahead of its time?
Max The Magnificent   6/15/2011 5:49:51 PM
Hi Brian -- as you say there was a lot of stuff to see at DAC -- I have SO many things to write about -- but I must admit that the Ricketick stuff sounded very interesting... More on this later -- Max Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Most Recent Comments
rick merritt
Like Us on Facebook
Special Video Section
The LTC2380-24 is a versatile 24-bit SAR ADC that combines ...
In this short video we show an LED light demo to ...
Wireless Power enables applications where it is difficult ...
LEDs are being used in current luxury model automotive ...
With design sizes expected to increase by 5X through 2020, ...
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
The LT8602 has two high voltage buck regulators with an ...
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...
Vincent Ching, applications engineer at Avago Technologies, ...