I kind of agree with Dr. Divakar. This is one of the simpler more established examples of 3D packaging, and doesn't touch on the issues that for example, TSV-based systems might face, such as accumulating thermals, keep-out zones and parasitics.
3D package is a good idea, if the cost of manufacturing won't up much and yield can still maintain good. Power device surely is a good idea, especially the way the MOSFET is placed can't be no more shorter than this! Hope to see more companies jump into this area and produce smaller yet powerful products.
I think the point here is not whether or not the technology is new, but how well it is implemented, manufactured, and shipped in volume. And yes, we should expect to see many more devices in the future using this technology in more complex ways.
@Dylan: I hate to rain on TI's parade but there is not much new in their "vertical" technology. Back in 2003, I worked on this idea (along with a former colleague at Power One) and extended it to integrate the MOSFET driver in the same package using Carsem's 38Lead MLP Quad Package (8x4mm). The innovation also used Cu-clips to bond with the source digit-like source pads.
The source-to-drain stacking between high side and low side MOSFETs can be done with yesterday's technology, not needing any TSV's!
I understand IR and other power electronics players were also working on similar concepts.
This is very good news. With advent of this 3D packaging, TI can introduce many novel features in their product and make SoC very effective. We will see many more product with more complex 3D packaging technology.
A Book For All Reasons Bernard Cole1 Comment Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...