Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
SrikanthE
User Rank
Rookie
re: How do I reset my FPGA?
SrikanthE   11/9/2012 4:43:07 AM
NO RATINGS
I would recommend a synchronization circuit(rather than the reset bridge) for synchronizing a control signal that crosses between unrelated clock domains. If your input change is more than one capture clock period of the destination clock apart, use a two FF synchronization circuit which provides meta-stability resolution. The synchronization circuit is a two D-FFs cascaded and clocked by the destination clock. The signal clocked by the source clock is connected to the 'D' input of the first flip flop of the synchronization circuit. Also note that a MAX_DELAY constraint should be placed on the connection between the flip-flops so that they are physically placed close together to reduce the probability of conducting a meta-stable condition. If your clocks are related then to it should be covered by the relative period constraint.

mediterranean
User Rank
Rookie
re: How do I reset my FPGA?
mediterranean   11/7/2012 4:21:16 PM
NO RATINGS
Very interesting article indeed. I am wondering if this way to synchronize a reset signal (to generate a reset which is synchronous with your clock) would only apply to resets or also to any other type of signal. Say you have a certain signal synchronous to the uBlaze clock at 100MHz for example, and you would like to use it to control a block of logic that runs at 180Mhz, could you also use the 2 flip-flops and use it as async reset (or preset) to generate a sync signal? If not, what is the best way to do this? Thanks

nic2
User Rank
Rookie
re: How do I reset my FPGA?
nic2   1/17/2012 3:44:13 AM
NO RATINGS
Larger designs suffer even more with these issues. Using these techniques in larger designs has higher payoff!

nic2
User Rank
Rookie
re: How do I reset my FPGA?
nic2   1/17/2012 3:43:06 AM
NO RATINGS
This is a great article! I used this reset synchronizer design in an article I wrote. It is at http://nicisdigital.wordpress.com/2012/01/16/digital-design-system-resets/ Another issue to consider is the routing resources that synchronous resets consume. There are easy ways to overcome this.

SanthoshReddyA
User Rank
Rookie
re: How do I reset my FPGA?
SanthoshReddyA   12/2/2011 10:35:54 AM
NO RATINGS
Congratulations on what you did, In small projects, this reset seems to be best suited. Is these ideas and methods are applicable to large projects & other FPGA makes?

DrFPGA
User Rank
Blogger
re: How do I reset my FPGA?
DrFPGA   8/23/2011 7:31:22 PM
NO RATINGS
A good companion piece to this one would be 'How do I clock my FPGA?' After that 'How do I initialize my FPGA', 'How do I power my FPGA' and then maybe 'How do I design my FPGA for low noise (decouple, route, etc)'. All very basic but critical issues...

Max The Magnificent
User Rank
Blogger
re: How do I reset my FPGA?
Max The Magnificent   8/10/2011 4:01:00 PM
NO RATINGS
This is a really useful article. If you have a design topic that you would like to write about for me to post here at Programmable Logic Designline, please contact me and let's chat about it (max@CliveMaxfield.com)



Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Carlos Bueno

Adventures in Userland
Carlos Bueno
Post a comment
Editor’s Note: Excerpted from Lauren Ipsum: A story about computer science and other improbable things, author Carlos Bueno introduces us to Lauren and her adventures in ...

Max Maxfield

Tired Old iPad 2 vs. Shiny New iPad Air 2
Max Maxfield
8 comments
I remember when the first iPad came out deep in the mists of time we used to call 2010. Actually, that's only four years ago, but it seems like a lifetime away -- I mean; can you remember ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...