Breaking News
Comments
Oldest First | Newest First | Threaded View
Max The Magnificent
User Rank
Blogger
re: How do I reset my FPGA?
Max The Magnificent   8/10/2011 4:01:00 PM
NO RATINGS
This is a really useful article. If you have a design topic that you would like to write about for me to post here at Programmable Logic Designline, please contact me and let's chat about it (max@CliveMaxfield.com)

DrFPGA
User Rank
Blogger
re: How do I reset my FPGA?
DrFPGA   8/23/2011 7:31:22 PM
NO RATINGS
A good companion piece to this one would be 'How do I clock my FPGA?' After that 'How do I initialize my FPGA', 'How do I power my FPGA' and then maybe 'How do I design my FPGA for low noise (decouple, route, etc)'. All very basic but critical issues...

SanthoshReddyA
User Rank
Rookie
re: How do I reset my FPGA?
SanthoshReddyA   12/2/2011 10:35:54 AM
NO RATINGS
Congratulations on what you did, In small projects, this reset seems to be best suited. Is these ideas and methods are applicable to large projects & other FPGA makes?

nic2
User Rank
Rookie
re: How do I reset my FPGA?
nic2   1/17/2012 3:43:06 AM
NO RATINGS
This is a great article! I used this reset synchronizer design in an article I wrote. It is at http://nicisdigital.wordpress.com/2012/01/16/digital-design-system-resets/ Another issue to consider is the routing resources that synchronous resets consume. There are easy ways to overcome this.

nic2
User Rank
Rookie
re: How do I reset my FPGA?
nic2   1/17/2012 3:44:13 AM
NO RATINGS
Larger designs suffer even more with these issues. Using these techniques in larger designs has higher payoff!

mediterranean
User Rank
Rookie
re: How do I reset my FPGA?
mediterranean   11/7/2012 4:21:16 PM
NO RATINGS
Very interesting article indeed. I am wondering if this way to synchronize a reset signal (to generate a reset which is synchronous with your clock) would only apply to resets or also to any other type of signal. Say you have a certain signal synchronous to the uBlaze clock at 100MHz for example, and you would like to use it to control a block of logic that runs at 180Mhz, could you also use the 2 flip-flops and use it as async reset (or preset) to generate a sync signal? If not, what is the best way to do this? Thanks

SrikanthE
User Rank
Rookie
re: How do I reset my FPGA?
SrikanthE   11/9/2012 4:43:07 AM
NO RATINGS
I would recommend a synchronization circuit(rather than the reset bridge) for synchronizing a control signal that crosses between unrelated clock domains. If your input change is more than one capture clock period of the destination clock apart, use a two FF synchronization circuit which provides meta-stability resolution. The synchronization circuit is a two D-FFs cascaded and clocked by the destination clock. The signal clocked by the source clock is connected to the 'D' input of the first flip flop of the synchronization circuit. Also note that a MAX_DELAY constraint should be placed on the connection between the flip-flops so that they are physically placed close together to reduce the probability of conducting a meta-stable condition. If your clocks are related then to it should be covered by the relative period constraint.



Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

MSGEQ7-Based DIY Audio Spectrum Analyzer: Testing
Max Maxfield
13 comments
In my previous column on this topic, we discussed the step-by-step construction of the first pass at a MSGEQ7-based DIY audio spectrum analyzer for use in my BADASS Display project. Of ...

Karen Field

June 2014 Cartoon Caption Winner
Karen Field
13 comments
Congratulations to "Wnderer" for submitting the winning caption for our June cartoon, after much heated conversation by our judges, given the plethora of great entries.

Jeremy Cook

Inspection Rejection: Why More Is Less in a Vision System
Jeremy Cook
3 comments
Albert Einstein has been quoted as saying, "Everything should be as simple as possible, but not simpler." I would never claim to have his level of insight -- or such an awesome head of ...

Jeremy Cook

Machine Fixes That Made Me Go 'DUH!'
Jeremy Cook
21 comments
As you can see in my bio at the end of this article, I work as a manufacturing engineer. One of my favorite things that happens on a Friday late in the afternoon is to hear my phone ring ...

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)