Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 3   >   >>
ArtB_#1
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
ArtB_#1   9/21/2011 9:59:16 PM
NO RATINGS
One unanswered question is whether a quad core plus a companion core for reducing power consumption will work better or more efficiently than the asynchronous cores developed by Qualcomm.

Athlor
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
Athlor   9/21/2011 9:52:11 PM
NO RATINGS
It sounds amazing, once again I'm surprised by Nvidia and I'm intrigued by the ways one could utilize this 5th companion core.

kmonsen
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
kmonsen   9/21/2011 8:44:32 PM
NO RATINGS
Besides high Vt vs. low(er) Vt, There are other variations of libraries, as well: - 9-track vs. 12-track - long-channel vs. short-channel (The latter makes a big difference in the leakage characteristic, especially how much it goes up at high temperature.)

selinz
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
selinz   9/21/2011 8:25:43 PM
NO RATINGS
There are typically so many unrelated things going on in a typical smartphone that I would think that multiple cores would be easily utilized.

old account Frank Eory
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
old account Frank Eory   9/21/2011 8:17:00 PM
NO RATINGS
Agreed. Rick, you did not need to go out on a limb with "Although it provided no details, Nvidia presumably implements the device as two die in a system-in-package." The companion core could easily have been synthesized with the LP (high Vt) library, and the rest of the chip synthesized with the GP (lower Vt) library and integrated on a single die.

AP81
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
AP81   9/21/2011 6:46:25 PM
NO RATINGS
I wonder If software (OS) can cope up with these many cores. From hardware point of view, you can have as many cores as you want, whether software can take advantage of these cores ? So far, I haven't seen multiple improvements in processing speed by increasing number of cores... comments will be appreciated.

Paul A. Clayton
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
Paul A. Clayton   9/21/2011 3:42:48 PM
NO RATINGS
I also just noticed the statement: "including the time to switch cores within the chip". While 'chip' is sometimes used loosely to refer to an integrated package, it seems likely in this case that it is a single die.

Paul A. Clayton
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
Paul A. Clayton   9/21/2011 3:36:22 PM
NO RATINGS
The white paper indicates that the shared L2 cache latency is the same for the 'Companion' core as for the other cores, so it is very unlikely that it is on a separate chip. Furthermore, even with package-level integration, an additional chip hop (to reach L2 cache, memory controllers, and I/O interfaces) would presumably have a noticeable power penalty. The table entries for Process Technology "Low Power (LP)" (for the Companion core) and "General/Fast (G)" does imply different process, but this might be a simplification for the sake of the whitepaper's target audience.

jeremybirch
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
jeremybirch   9/21/2011 3:15:37 PM
NO RATINGS
You would not need to use two die for this, you can just synthesise against a low power rather than a high performance library. If leakage was the issue then you could use well bias tricks to get around it, or have a double oxide process to have thick oxides for the slow gates - this is a bit but not that rare, but two dies is surely a bad solution?

Robotics Developer
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
Robotics Developer   9/21/2011 2:57:48 PM
NO RATINGS
Interesting idea, I wonder if others will pick up on this as a way to encourage longer battery life and more "instant on" performance?

<<   <   Page 2 / 3   >   >>


Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...