Breaking News
Comments
Newest First | Oldest First | Threaded View
krisi
User Rank
CEO
re: IEDM: SuVolta transistor operates down to 0.4-V
krisi   12/8/2011 3:10:49 PM
NO RATINGS
thank you @agk...static body bias would just shift VTH permanently so it will not solve anything...how would dynamic bias work? low VTH when in operation and high VTH when powered off?...I thought the same trick is used in many processes (like SOI for example)...Kris

agk
User Rank
Rookie
re: IEDM: SuVolta transistor operates down to 0.4-V
agk   12/8/2011 9:31:03 AM
NO RATINGS
DDC 43 nm needs body bias either fixed or dynamic to make the transitor faster and less leakier.

Peter Clarke
User Rank
Blogger
re: IEDM: SuVolta transistor operates down to 0.4-V
Peter Clarke   12/7/2011 8:05:37 PM
NO RATINGS
My understanding is that the text book challenge to increased leakage current in bulk CMOS is because of the depth of the transistor channel Like FinFET and FDSOI, DDC has a shallow and tightly controlled channel. Unlike FinFET DDC can support multiple VTs easily.

krisi
User Rank
CEO
re: IEDM: SuVolta transistor operates down to 0.4-V
krisi   12/7/2011 5:46:00 PM
NO RATINGS
thank you Peter...low VDD operation requires low VTH...but a textbook challenge of lowering VTH is increased leakage current (it is an exponential increase), perhaps someone from SuVolta can explain how they have overcome that challenge...Kris

Peter Clarke
User Rank
Blogger
re: IEDM: SuVolta transistor operates down to 0.4-V
Peter Clarke   12/7/2011 5:39:09 PM
NO RATINGS
@kris I don't think it is made explicit exactly where the work was done. But I think it is safe to assume it was done at a Fujitsu wafer fab or research fab where they can run the 65-nm CMOS manufacturing process.

krisi
User Rank
CEO
re: IEDM: SuVolta transistor operates down to 0.4-V
krisi   12/7/2011 5:26:03 PM
NO RATINGS
SuVolta continues to come up with very exciting announcements...but how one develops very advanced transistor structures without access to a state-of-the-art fab?...was the work done at Fujitsu's facilities? Kris



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Creating New Faceplates for Antique Analog Meters
Max Maxfield
40 comments
I've currently got a couple of hobby projects on the go that feature the use of antique analog meters. For example, there's my Inamorata Prognostication Engine and its companion, the ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)