Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
pixies
User Rank
Rookie
re: Darkhorse litho technologies stay in NGL race
pixies   2/16/2012 3:31:15 PM
NO RATINGS
One thing EUV is good at is creating jobs, high paying jobs for physicists and engineers, for a long time. :)

pinhead1
User Rank
Rookie
re: Darkhorse litho technologies stay in NGL race
pinhead1   2/16/2012 2:53:40 PM
NO RATINGS
I think the concern is that with the expense of the fancy litho tools, most fabs would only have 1 or 2 initially. Then when you have all of the critical layers needing to go through the tool multiple times, (active, poly, contact, metals and vias) you end up with wafers just queued behind the litho tool all_the_time - because you don't just have 1 lot at a time running in your fab.

double-o-nothing
User Rank
Rookie
re: Darkhorse litho technologies stay in NGL race
double-o-nothing   2/16/2012 3:44:26 AM
NO RATINGS
Even with DRAM, ~50% layers going from double to triple patterning shouldn't be too bad. Already much better than same 50% already forced to go double patterning.

EnricoHTC
User Rank
Rookie
re: Darkhorse litho technologies stay in NGL race
EnricoHTC   2/15/2012 1:59:31 PM
NO RATINGS
A healthy mix of technologies will be required. Who will make the masks for Imprint technology or inspect and repair them 1x!! Who will pattern the base structures for directed self assembly, repetitive patterns only?? It might work for memory cells, others? Rapid prototyping and critical layers of the 1xnm and 2xnm nodes, E-Beam dirct write will be the solution.....no masks, easy to change, or simulate process changes, adapt depending on the flow changes across the wafer.. A lot of challenges ahead....smart device integration might be a better way to improve the performance of devices, not just scaling!! Enrico

resistion
User Rank
Manager
re: Darkhorse litho technologies stay in NGL race
resistion   2/15/2012 9:13:40 AM
NO RATINGS
If only a small fraction of the chip layers get multiple patterning or double patterning, and most design rules on the SOC are very loose, the extra costs will be diluted. So the "worst case" scenario shouldn't be so bad.

<<   <   Page 2 / 2


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
3 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
19 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
38 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
144 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)