Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
pixies
User Rank
Rookie
re: Darkhorse litho technologies stay in NGL race
pixies   2/16/2012 3:31:15 PM
NO RATINGS
One thing EUV is good at is creating jobs, high paying jobs for physicists and engineers, for a long time. :)

pinhead1
User Rank
Rookie
re: Darkhorse litho technologies stay in NGL race
pinhead1   2/16/2012 2:53:40 PM
NO RATINGS
I think the concern is that with the expense of the fancy litho tools, most fabs would only have 1 or 2 initially. Then when you have all of the critical layers needing to go through the tool multiple times, (active, poly, contact, metals and vias) you end up with wafers just queued behind the litho tool all_the_time - because you don't just have 1 lot at a time running in your fab.

double-o-nothing
User Rank
Rookie
re: Darkhorse litho technologies stay in NGL race
double-o-nothing   2/16/2012 3:44:26 AM
NO RATINGS
Even with DRAM, ~50% layers going from double to triple patterning shouldn't be too bad. Already much better than same 50% already forced to go double patterning.

EnricoHTC
User Rank
Rookie
re: Darkhorse litho technologies stay in NGL race
EnricoHTC   2/15/2012 1:59:31 PM
NO RATINGS
A healthy mix of technologies will be required. Who will make the masks for Imprint technology or inspect and repair them 1x!! Who will pattern the base structures for directed self assembly, repetitive patterns only?? It might work for memory cells, others? Rapid prototyping and critical layers of the 1xnm and 2xnm nodes, E-Beam dirct write will be the solution.....no masks, easy to change, or simulate process changes, adapt depending on the flow changes across the wafer.. A lot of challenges ahead....smart device integration might be a better way to improve the performance of devices, not just scaling!! Enrico

resistion
User Rank
CEO
re: Darkhorse litho technologies stay in NGL race
resistion   2/15/2012 9:13:40 AM
NO RATINGS
If only a small fraction of the chip layers get multiple patterning or double patterning, and most design rules on the SOC are very loose, the extra costs will be diluted. So the "worst case" scenario shouldn't be so bad.

<<   <   Page 2 / 2


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Aging Brass: Cow Poop vs. Horse Doo-Doo
Max Maxfield
7 comments
As you may recall, one of the things I want to do with the brass panels I'm using in my Inamorata Prognostication Engine is to make them look really old. Since everything is being mounted ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)