Breaking News
Comments
Newest First | Oldest First | Threaded View
driverblock
User Rank
Rookie
re: Analyst dissects Intel Haswell's transactional memory
driverblock   2/22/2012 4:05:08 PM
NO RATINGS
Really? Open up Task Manager or Activity Monitor on your laptop and see how many threads are running in your routine applications.

resistion
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
resistion   2/19/2012 5:55:25 AM
NO RATINGS
The average notebook user doesn't routinely run parallel programs. So this only makes sense for servers and workstations.

DrFPGA
User Rank
Blogger
re: Analyst dissects Intel Haswell's transactional memory
DrFPGA   2/18/2012 11:20:46 PM
NO RATINGS
"Without substantially rewriting code". If this means any amount of code rewrite the benefit needs to be large. Any benchmark data available on similar schemes?

selinz
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
selinz   2/18/2012 10:14:37 PM
NO RATINGS
Well, it sounds like it is still putting an arbitrator between the memory and the process. A "take a number and wait your turn" idea... But in this case, the arbitrator is on the memory device...

Les_Slater
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
Les_Slater   2/17/2012 4:54:06 PM
NO RATINGS
In the system proposed at DEC there were process transaction ID tags sent with memory requests. For example a read request would include the requester process ID along with the address or address range. This would be queued in the memory system and got to when it could. When delivering requested data the memory system would identify who requested it and the particular request.

Les_Slater
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
Les_Slater   2/17/2012 4:29:25 PM
NO RATINGS
I was hired by DEC as a Principal Engineer in early 1987 to implement a transactional memory. It was to be dual port to be shared between 2 of their XMI buses. One bus to connected to a Prism RISC and the other to their Lynx graphic pipeline. The concept was new to me and I found it quite interesting. The project was cancelled because the graphic pipeline design could not meet performance objectives.

t.alex
User Rank
Rookie
re: Analyst dissects Intel Haswell's transactional memory
t.alex   2/17/2012 2:43:15 PM
NO RATINGS
Is it like memory with some capability of transactional database?



Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
3 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
20 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
41 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
151 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)