Breaking News
Comments
Newest First | Oldest First | Threaded View
driverblock
User Rank
Rookie
re: Analyst dissects Intel Haswell's transactional memory
driverblock   2/22/2012 4:05:08 PM
NO RATINGS
Really? Open up Task Manager or Activity Monitor on your laptop and see how many threads are running in your routine applications.

resistion
User Rank
Manager
re: Analyst dissects Intel Haswell's transactional memory
resistion   2/19/2012 5:55:25 AM
NO RATINGS
The average notebook user doesn't routinely run parallel programs. So this only makes sense for servers and workstations.

DrFPGA
User Rank
Blogger
re: Analyst dissects Intel Haswell's transactional memory
DrFPGA   2/18/2012 11:20:46 PM
NO RATINGS
"Without substantially rewriting code". If this means any amount of code rewrite the benefit needs to be large. Any benchmark data available on similar schemes?

selinz
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
selinz   2/18/2012 10:14:37 PM
NO RATINGS
Well, it sounds like it is still putting an arbitrator between the memory and the process. A "take a number and wait your turn" idea... But in this case, the arbitrator is on the memory device...

Les_Slater
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
Les_Slater   2/17/2012 4:54:06 PM
NO RATINGS
In the system proposed at DEC there were process transaction ID tags sent with memory requests. For example a read request would include the requester process ID along with the address or address range. This would be queued in the memory system and got to when it could. When delivering requested data the memory system would identify who requested it and the particular request.

Les_Slater
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
Les_Slater   2/17/2012 4:29:25 PM
NO RATINGS
I was hired by DEC as a Principal Engineer in early 1987 to implement a transactional memory. It was to be dual port to be shared between 2 of their XMI buses. One bus to connected to a Prism RISC and the other to their Lynx graphic pipeline. The concept was new to me and I found it quite interesting. The project was cancelled because the graphic pipeline design could not meet performance objectives.

t.alex
User Rank
Rookie
re: Analyst dissects Intel Haswell's transactional memory
t.alex   2/17/2012 2:43:15 PM
NO RATINGS
Is it like memory with some capability of transactional database?



Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

MSGEQ7-Based DIY Audio Spectrum Analyzer: Testing
Max Maxfield
13 comments
In my previous column on this topic, we discussed the step-by-step construction of the first pass at a MSGEQ7-based DIY audio spectrum analyzer for use in my BADASS Display project. Of ...

Karen Field

June 2014 Cartoon Caption Winner
Karen Field
13 comments
Congratulations to "Wnderer" for submitting the winning caption for our June cartoon, after much heated conversation by our judges, given the plethora of great entries.

Jeremy Cook

Inspection Rejection: Why More Is Less in a Vision System
Jeremy Cook
3 comments
Albert Einstein has been quoted as saying, "Everything should be as simple as possible, but not simpler." I would never claim to have his level of insight -- or such an awesome head of ...

Jeremy Cook

Machine Fixes That Made Me Go 'DUH!'
Jeremy Cook
21 comments
As you can see in my bio at the end of this article, I work as a manufacturing engineer. One of my favorite things that happens on a Friday late in the afternoon is to hear my phone ring ...

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)