Breaking News
Comments
Newest First | Oldest First | Threaded View
driverblock
User Rank
Rookie
re: Analyst dissects Intel Haswell's transactional memory
driverblock   2/22/2012 4:05:08 PM
NO RATINGS
Really? Open up Task Manager or Activity Monitor on your laptop and see how many threads are running in your routine applications.

resistion
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
resistion   2/19/2012 5:55:25 AM
NO RATINGS
The average notebook user doesn't routinely run parallel programs. So this only makes sense for servers and workstations.

DrFPGA
User Rank
Blogger
re: Analyst dissects Intel Haswell's transactional memory
DrFPGA   2/18/2012 11:20:46 PM
NO RATINGS
"Without substantially rewriting code". If this means any amount of code rewrite the benefit needs to be large. Any benchmark data available on similar schemes?

selinz
User Rank
Manager
re: Analyst dissects Intel Haswell's transactional memory
selinz   2/18/2012 10:14:37 PM
NO RATINGS
Well, it sounds like it is still putting an arbitrator between the memory and the process. A "take a number and wait your turn" idea... But in this case, the arbitrator is on the memory device...

Les_Slater
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
Les_Slater   2/17/2012 4:54:06 PM
NO RATINGS
In the system proposed at DEC there were process transaction ID tags sent with memory requests. For example a read request would include the requester process ID along with the address or address range. This would be queued in the memory system and got to when it could. When delivering requested data the memory system would identify who requested it and the particular request.

Les_Slater
User Rank
CEO
re: Analyst dissects Intel Haswell's transactional memory
Les_Slater   2/17/2012 4:29:25 PM
NO RATINGS
I was hired by DEC as a Principal Engineer in early 1987 to implement a transactional memory. It was to be dual port to be shared between 2 of their XMI buses. One bus to connected to a Prism RISC and the other to their Lynx graphic pipeline. The concept was new to me and I found it quite interesting. The project was cancelled because the graphic pipeline design could not meet performance objectives.

t.alex
User Rank
Rookie
re: Analyst dissects Intel Haswell's transactional memory
t.alex   2/17/2012 2:43:15 PM
NO RATINGS
Is it like memory with some capability of transactional database?



Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
The Engineering Life - Around the Web
Dwight Bues, Systems Engineer

The Case of the Nonexistent Component
Dwight Bues, Systems Engineer
Post a comment
Every engineer has likely had the unfortunate experience of verifying a part's availability with a vendor, only to have the part ultimately wind up either not getting produced or ...

Engineer's Bookshelf
Caleb Kraft

The Martian: A Delightful Exploration of Math, Mars & Feces
Caleb Kraft
6 comments
To say that Andy Weir's The Martian is an exploration of math, Mars, and feces is a slight simplification. I doubt that the author would have any complaints, though.

Design Contests & Competitions
Caleb Kraft

Join The Balancing Act With April's Caption Contest
Caleb Kraft
58 comments
Sometimes it can feel like you're really performing in the big tent when presenting your hardware. This month's caption contest exemplifies this wonderfully.

Engineering Investigations
Caleb Kraft

Frankenstein's Fix: The Winners Announced!
Caleb Kraft
8 comments
The Frankenstein's Fix contest for the Tektronix Scope has finally officially come to an end. We had an incredibly amusing live chat earlier today to announce the winners. However, we ...

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)