Embedded Systems Conference
Breaking News
Comments
Oldest First | Newest First | Threaded View
Page 1 / 2   >   >>
krisi
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
krisi   2/21/2012 2:20:50 PM
NO RATINGS
Impressive Cyclos technology coming our of academia...congrats Marios! Kris

KB3001
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
KB3001   2/21/2012 5:52:34 PM
NO RATINGS
I wonder about the yield figure?

EDAperson
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
EDAperson   2/21/2012 10:41:41 PM
NO RATINGS
Regarding yield, designers using resonant clock meshes have actually realized no measurable yield degradation ... in some cases yields actually improve. Bear in mind that more than half of the typical clock tree drivers are eliminated with a resonant clock mesh - so there are many less candidates for circuit failure on chip. Consider that a clock buffer defect in a clock tree design makes the device unusable as an entire branch of the tree is no longer functioning. Not so with clock meshes - one buffer failure does not affect the function of the clock mesh as all buffer outputs are shorted together. Granted, there can be a small area increase by adding the on-chip inductors which would reduce yield slightly ... but real world experience has shown that it's basically a wash - yield improvement or degradation is not expected. Most design teams today are quite happy to accept a small yield penalty in exchange for 10% total power reduction anyways. More info can be found on the FAQ page of our website at www.cyclos-semi.com. Or feel free to contact me at dan.ganousis@cyclos-semi.com and I can provide very detailed technical info for you. Dan Ganousis

old account Frank Eory
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
old account Frank Eory   2/22/2012 1:50:49 AM
NO RATINGS
Considering that such a large percentage of chip power is dissipated in the clock trees, this is great stuff! Is it possible to extend the power savings beyond 10%?

EDAperson
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
EDAperson   2/22/2012 2:37:17 AM
NO RATINGS
Frank - absolutely. As with any first time implementation of new technology, the approach was somewhat conservative. We believe savings as large as 20% are possible with more aggressive design and analysis. Indeed, clock power is a large % of chip power. Most designers estimate the clock network consumes about 30-35% of overall power - so there is a significant advantage to implementing resonant clock meshes.

RakeshPatel
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
RakeshPatel   2/23/2012 6:52:02 PM
NO RATINGS
How will it affect coarse and fine-grained clock-gating ?

huohatika
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
huohatika   2/24/2012 7:56:08 AM
NO RATINGS
Resonant circuits reminds of Tesla, you should study what he achieved. With the possibility to integrate inductors on chip, you could put Tesla tech in micro scale in your chips. What does this mean ? Well, howabout a chip that powers itself once started. When you are running out-of-juice from your electric car, plug in your new handset and keep on driving. It gives all the juice you need. Impossible! you say. Not at all, this tech already exists but only on bigger scale. Google for Kapanadze free energy, he shows videos of devices with outputs from 5 kW to 100 kW. Nice thing about resonant circuits is that higher the frequency the more power you get and smaller size is needed. Inductor's ability to induce power in another inductor depends on the speed of swithing (squared), voltage (squared), and amperage. With GHz speeds you can get lots and lots of more power compared kHz speeds. The trick you need to learn is to make output part so that it does not affect input. This is all explained in Tesla's patents. As you have already made resonant clock mesh, this nut should be easy to crack.

EDAperson
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
EDAperson   2/24/2012 9:43:41 PM
NO RATINGS
Rakesh - There actually is very little affect on clock gaters. From the clock mesh and below, traditional clock tree synthesis tools are used for "localized" clock gating/routing. The benefits of the near-zero clock skew mesh, along with a much smaller tree to balance, makes the existing CTS methodology continued to be used. Also, it is thus still possible to insert "useful skew" using CTS tools as many designers have been doing on past generation devices. Dan

EDAperson
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
EDAperson   2/24/2012 9:51:19 PM
NO RATINGS
All - I've gotten several questions privately that I thought I would share with the rest of you since they seemed common to many people. 1. No special libraries or processes are required. Cyclos RCMs work with standard PDKs and does not require inserting any special cells. 2. Reliability may actually be improved due to the reduction in metal migration potential in the clock distribution network. With RCMs, current flows bidirectionally between the inductors and the clock mesh, as opposed to clock trees where the charge flow is unidirectional. 3. Cyclos design utilities/scripts and RCM IP work in standard RTL/Verilog flows. 4. Coarse and fine dynamic frequency scaling is supported. Realize of course, as one reader pointed out, that the efficiency of the inductors/resonance falls off quickly with lower frequencies. The RCM will continue to operate but the power savings will be reduced at lower frequencies. Thanks to all for your interest and again please feel free to contact me if you have any further questions or would rather comment in private. Dan Ganousis dan.ganousis@cyclos-semi.com

jigneshshah
User Rank
Author
re: AMD first to count on Cyclos low-power clock IP
jigneshshah   2/27/2012 10:51:04 PM
NO RATINGS
Do we need a special tool for extracting inductance.? For clock network simulation can we use any spice tool?

Page 1 / 2   >   >>


Radio
LATEST ARCHIVED BROADCAST
Overview: Battle-hardened veterans of the electronics industry have heard of the “connected car” so often that they assume it’s a done deal. But do we really know what it takes to get a car connected and what its future entails? Join EE Times editor Junko Yoshida as she moderates a panel of movers and shakers in the connected car business. Executives from Cisco, Siemens and NXP will share ideas, plans and hopes for connected cars and their future. After the first 30 minutes of the radio show, our listeners will have the opportunity to ask questions via live online chat.
Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Special Video Section
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...