Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
peterh123
User Rank
Rookie
re: How best to reduce power on future ICs
peterh123   2/26/2012 3:26:11 PM
NO RATINGS
One big area that is missing is in addressing the large power budget with clock tree buffers for clock distribution. Companies like Cyclos Semi are working on LC resonant tank implementations which can reduce clock distribution power by 80%, and overall power by 15-20%, in GHz clock CPUs and SoCs

przemek
User Rank
Rookie
re: How best to reduce power on future ICs
przemek   2/24/2012 8:54:47 PM
NO RATINGS
so how do you do 48b addresses with 32b ISA? Surely we can can agree that banking and PAE-like schemes are ugly.

Kinnar
User Rank
CEO
re: How best to reduce power on future ICs
Kinnar   2/23/2012 7:56:51 PM
NO RATINGS
Power consumption the semiconductor largely depends on the area where the semiconductor chip is used, at what voltage level it is used, at what frequency it is used and the list will continue to grow, so it is very hard to consolidate it in a single article, a book will be a better way to explain it, but still the article is written very smartly that it has covered all the different angles.

ndancer
User Rank
Rookie
re: How best to reduce power on future ICs
ndancer   2/23/2012 6:25:51 PM
NO RATINGS
One way to handle leakage is temperature control. One may not need to go all the way to liquid nitrogen temperatures to get benefits. Of course, this is probably more than ten years out, and cooling adds overall power as well. Sigh.

elctrnx_lyf
User Rank
Manager
re: How best to reduce power on future ICs
elctrnx_lyf   2/23/2012 5:24:18 PM
NO RATINGS
Surely we would need the stacking technologies to package multiple chips in a single package. Just like what xilinx did we will see more and more chips coming out in the future.

Adele.Hars
User Rank
Rookie
re: How best to reduce power on future ICs
Adele.Hars   2/23/2012 5:07:56 PM
NO RATINGS
Planar, fully-depleted silicon-on-insulator (FD-SOI). As I just blogged (see http://bit.ly/xse0uI), the SOI Consortium's most recent results get a 40% power reduction on 28nm complex circuits including ARM cores and DDR3 memory controllers. It lets you run all digital device designs, including SRAMs, at very low Vdd (e.g., 0.6 volt).And see Steve Leibson's blog (http://bit.ly/wG22yL) in which IBM shows you get a 10x reduction in leakage power with back biasing on planar FD-SOI. Also, FinFETs (the vertical flavor of fully-depleted) on SOI are even lower power than FinFETs on bulk. Lots of info on www.soiconsortium.org.

Paul A. Clayton
User Rank
CEO
re: How best to reduce power on future ICs
Paul A. Clayton   2/23/2012 4:24:56 PM
NO RATINGS
Approximate computation is another technique for power saving. This can take the form of limited precision computation or approximate arithmetic. Approximate arithmetic can be hardwired or due to reducing voltage and inaccurate results can be simply tolerated or corrected (where the energy cost of correction is less than the cost of always correct arithmetic if the approximate answer is sufficiently accurate). Carry prediction could be an example of such. Approximation can be used for predictive functions (e.g., branch prediction and motion estimation [in video compression]) and for approximate results (e.g., output to humans). Approximation can also apply to storage. Not only might the accuracy of least significant bits be sacrificed but also predictive and caching structures could lose accuracy. Obviously in the predictive case, the loss of accuracy must not hurt performance so much that the power savings in predictor storage are more than lost by the extra power from misspeculation. Analog storage and computation have been proposed for some uses (like perceptron branch predictors)--mainly for performance reasons, but such techniques may also have energy efficiency benefits. Improved prediction, early misspeculation detection, and pre-determination (applied to branches, cache way selection, prefetching, and other areas) can increase energy efficiency by reducing unnecessary work.

Paul A. Clayton
User Rank
CEO
re: How best to reduce power on future ICs
Paul A. Clayton   2/23/2012 4:24:35 PM
NO RATINGS
Along the lines of interconnects, greater integration and appropriate placement of components can reduce the cost of communication. Processor-in-memory (e.g., Intelligent RAM and recently Venray Technologies proposals) and processor-near-memory (e.g., on DIMM or in a logic chip of something like Micron's Hybrid Memory Cube) are usually proposed for improved performance but can also improve energy efficiency. Even reducing on-chip communication can have an impact on energy efficiency. Placing communicating components close together can not only reduce the energy per communication but also reduce the latency of communication (which may reduce the duration of computation--facilitating a longer period of deeper sleep) and the unpredictability of communication (which may allow tighter scheduling of activity when chip-internal network congestion issues are not a concern--knowledge is power, or at least facilitates power-saving optimizations). Clever and limited use of clocking can also reduce power. I think one of the grid layout many-core vendors uses a simple left-to-right (rather than tree) clocking because clock skew only matters locally. Asynchronous design at various granularities has been considered for power saving. Although variation may limit its application, there may still be some place for wave pipelining even in synchronous designs.

R_Colin_Johnson
User Rank
Blogger
re: How best to reduce power on future ICs
R_Colin_Johnson   2/22/2012 7:48:17 PM
NO RATINGS
The biggest omission is integrated voltate regulators on the bottom of 3D chip stacks, which IBM and SRC demonstrated today at ISSCC. Read about it here: http://bit.ly/xzdYS1

Oscar Law
User Rank
Rookie
re: How best to reduce power on future ICs
Oscar Law   2/22/2012 7:14:01 PM
NO RATINGS
To reduce the chip power, I have few suggestions as follows: - Apply top level H-tree high drive clock buffer structure to minimize the buffer usage - Use the intermediate metal layers for clock tree routing - Redesign special DFF to reduce the clock toggle power, it may require additional P&R support - Apply gated clock latch approach which normally replaces about 40%~60% clock buffer - Use the correct DFM guideline to reduce design margin for redundant logic elimination

Page 1 / 2   >   >>


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
Post a comment
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
4 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
29 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
128 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

latest comment mhrackin Where's the "empty bin" link?
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)