REGISTER | LOGIN
Breaking News
Comments
Newest First | Oldest First | Threaded View
PJames
User Rank
Author
re: Tabula’s next-gen FPGAs to use Intel’s 22nm process featuring 3-D tri-gate transistors
PJames   2/21/2012 8:33:32 PM
NO RATINGS
The one thing I've noticed missing from any discussion of the Tabula technology is the power efficiency. Based on the lack of discussion, the fact that the "3D" technique they are using means higher clock speeds and the fact that there seems to be a focus on high end networking applications... I'm guessing the power efficiency is less than traditional FPGAs? Though perhaps the reduced interconnect length combined with Intel's FINFETs would tip the scale in the other direction? Perhaps something for EE Times to ask when next covering Tabula.



Most Recent Comments
David Ashton
 
Smartalix
 
Sang-Yun
 
Sang-Yun
 
realjjj
 
DMcCunney
 
David Ashton
 
rick merritt
 
rick merritt
Like Us on Facebook