This is the kind of debate where people argue about semantics. What do you mean by area scaling? Do you mean, "an analog circuit's performance scales similarly to a digital circuit on a logic process with a 0.5x reduction in active device area?" if so, it has been known for a long time that headroom collapse, device noise, variation, and increase in spec (such as VCO gain increase) make this impossible. Analog on advanced logic processes (which Mr Shor's application concerns) has dwelled in a "relaxed" scaling zone where elimination of margin and over-design, and statistical design techniques allow approximately a 0.7 to 0.8x scaling per generation. This is not sustainable and we are already seeing the need to increase power for iso-performance. Now, if you mean, "can an analog system's area be reduced by 50% per generation through optimization, digital assisted design, circuit innovation, etc", the as we have seen the answer is yes for now. We will see big reductions as designs move to the digital domain. I have had the pleasure of designing analog circuits on Intel's lead technology for almost 20 years, but I do not speak for Intel in this forum.
The message in this article would be much more believable if a complex analog circuit were presented. When Intel gets to the point that it is combining power amplifiers, analog signal conditioning, and frequency synthesizers in a single chip at 22nm, I will stand up and take notice. Until then, this reads like me adding a flip flop to one of my circuits and declaring I'm a digital designer.
Analog does scale.
But nobody so far has mentioned that its performance starts to really suck. That's what Shor slyly refers to as "just need to do some optimization".
Painting analog with a broad brush from a temperature sensor implementation in a microprocessor, using a 'digital" process is a joke. Intel speaking against TI? Come on, EE Times - who's the analog expert among those two and who is the RTL jockey in terms of credibility?
Are there any engineers in da house? All I hear is bleating.
Analog does scale, but not to the same degree as digital -- and some analog circuits scale better than others. This isn't really a new revelation, although the issues of voltage headroom and matching are no doubt worse at 32 or 22 nm than they were back at 130 or 90 nm.
What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Are the design challenges the same as with embedded systems, but with a little developer- and IT-skills added in? What do engineers need to know? Rick Merritt talks with two experts about the tools and best options for designing IoT devices in 2016. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.