Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
JM14
User Rank
Author
re: ISSCC: Voltage regulators stacked in 3-D
JM14   3/27/2012 5:16:13 PM
NO RATINGS
Can we consider TI's MicroSiP integration technology as a competitor to this one?

peterh123
User Rank
Author
re: ISSCC: Voltage regulators stacked in 3-D
peterh123   2/26/2012 3:34:38 PM
NO RATINGS
What size (values) of inductors and capacitors are they able to achieve?

docdivakar
User Rank
Author
re: ISSCC: Voltage regulators stacked in 3-D
docdivakar   2/24/2012 8:51:10 PM
NO RATINGS
@dick_freebird: very relevant points! I asked a question to the presenter on how they were intending to interconnect to the next level from either the Si interposers or the bottom chip in the stack when the current densities were crossing 1000A/Cm^2. I think there are going to be challenges in electro/stress-migration in Cu pillars or bumps that interconnect these, requiring a larger number -increased area & cost. MP Divakar

dick_freebird
User Rank
Author
re: ISSCC: Voltage regulators stacked in 3-D
dick_freebird   2/23/2012 10:02:40 PM
NO RATINGS
Inductors of that size mean very high switching frequency and switching losses. Meanwhile an IC technology's interconnect sheet resistance is bad for overall conduction losses. With FPGAs drawing .gt. 10A these days, you're going to throw the same current that takes chip scale pass FETs, through a skinny long winding? Reliably and efficiently? Yeppers. Can be done, OK. But it looks to require a lot of "right customer expectations". Personally I find the integrated ferrite & package approaches a lot more sensible. The inductor is always the pig, and that inductor doesn't look like it can handle a whole lot of current or clock period. For someone whose primary interest is the fact of 2.x-D integration, though, I'm sure it's all good fun.

KarlFredrik
User Rank
Author
re: ISSCC: Voltage regulators stacked in 3-D
KarlFredrik   2/23/2012 3:36:38 PM
NO RATINGS
Guess that is why they have the voltage regulator in the lowest chip layer so that the thermal path for dumping heat is the shortest available. I agree about the heat problem and also what always crosses my mind when I read about 3D ICs. Not so much solving the fabrication of TSV in an economic way, the wafer bonding part or getting proper models. It's of course interesting but more of a controllable engineering challenge than a show stopper. Thermal heat dissipation, though. That's tricky and it will be interesting to see how it's solved in practise for the multilayer devices I've seen in powerpoint slides.

greenpattern
User Rank
Author
re: ISSCC: Voltage regulators stacked in 3-D
greenpattern   2/23/2012 1:17:00 AM
NO RATINGS
CMOS on power..both could get hot, but the CMOS cannot be heat-sinked. Problem.

goafrit
User Rank
Author
re: ISSCC: Voltage regulators stacked in 3-D
goafrit   2/22/2012 9:04:15 PM
NO RATINGS
3-D has been on for a long time now. The challenge remains the production and not necessarily the design. So, we see now that IBM has invested a lot of money in this/

R_Colin_Johnson
User Rank
Author
re: ISSCC: Voltage regulators stacked in 3-D
R_Colin_Johnson   2/22/2012 7:45:09 PM
NO RATINGS
The future of low-power ICs will likely be based on integrated voltage regulators, probably starting with silicon interposers like these, but eventually right on the CMOS chip itself. On the way to that dream, though, there are a lot of weigh-stations, which we detailed in our latest feature story: "5 Ways to Reduce Power of Future ICs" which you can read here: http://bit.ly/AyRmLI



Most Recent Comments
rick merritt
 
DiodeLover
 
antedeluvian
 
Max The Magnificent
 
DiodeLover
 
Zeev00
 
stumbum
 
dt_hayden
 
stumbum
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Musings With Regard To Being a One-Armed Engineer
Max Maxfield
7 comments
I had a bit of a scare recently. It gave me pause for thought, and the thought at the forefront of my mind was: "If I were to lose my left arm, how would this impact my ability to create ...

Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
5 comments
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Rajaram Regupathy, Cypress Semiconductor

Add USB Battery Charging Protocols to an Android-Based Design
Rajaram Regupathy, Cypress Semiconductor
Post a comment
Editorial Note: Excerpted from Unboxing Android: A hands on approach with real world examples, by Rajaram Regupathy, the author takes you through the process incorporating effective power ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll