Breaking News
Comments
Newest First | Oldest First | Threaded View
the_floating_ gate
User Rank
Rookie
re: Feature dimension reduction slowdown
the_floating_ gate   3/22/2012 5:49:55 AM
NO RATINGS
The recent scanner problems on the 28-nm line indicate that the limits of many technologies are being reached. What scanner problems - please explain

the_floating_ gate
User Rank
Rookie
re: Feature dimension reduction slowdown
the_floating_ gate   3/22/2012 5:11:12 AM
NO RATINGS
The 22-nm FinFET high-volume ramp-up is already more than two years behind 32-nm. The FinFET is NOT planar - by going FinFET Intel actually accelerated Moore' law. There is Moore law and there is capital intensity which is increasing. Now it's becoming more and more about fix cost absorption: a fast, clean ramp will become super crucial/ mandatory. Here's Intels litho roadmap http://www.electroiq.com/articles/sst/2012/02/spie-advanced-lithography-intel-tsmc-tool-roadmap-takeaways.html Apple has already adjusted in that the only real enhancement to the iPad from a hardware perspective is higher-resolution display. That's rediculous: Apple's A5X uses the same 45nm process used on the original Ipad - one difference is that the A5X chip is 3x the size compared to the original A4 - talking about cost per gate.... IOW that means they need 3 x wafers to get the same number of dies - what a business model

any1
User Rank
CEO
re: Feature dimension reduction slowdown
any1   3/21/2012 12:57:21 PM
NO RATINGS
The problem is that the semiconductor business model has been broken for many years now. The end of Moores law makes it even worse for large leading edge manufactures and equipment vendors as return on investment shrinks with each new process node.

daleste
User Rank
CEO
re: Feature dimension reduction slowdown
daleste   3/21/2012 1:39:23 AM
NO RATINGS
The easy shrinks of silicon have already been done. As it gets harder for each next step, eventually we all knew that it would become less economical to make that step than to stay where we are. We may be at that point, but there will still be innovation that will create cost savings as we go forward. It just may not be as dramatic.

resistion
User Rank
CEO
re: Feature dimension reduction slowdown
resistion   3/20/2012 3:11:15 PM
NO RATINGS
I would remind only some layers would be effectively doubled, e.g. gate, active, metal1, contact. If you're only adding 10% more layers, but shrinking to 60% area, you're still cost-effective, just less so than previous node shrinks.

Or_Bach
User Rank
Rookie
re: Feature dimension reduction slowdown
Or_Bach   3/20/2012 7:59:50 AM
NO RATINGS
Yes, the reality is very clear. The cost for 0.7x next generation scaling is escalating too scary numbers for all aspects:Fab cost,process R&D,EDA and libraries,Chip design,mask set,... But that is not the only option to continue advance semiconductor devices. We can keep Moore's Law using the recent breakthrough of monolithic 3D http://www.monolithic3d.com. Clearly most of the NAND vendors already going to that direction.

rick merritt
User Rank
Author
re: Feature dimension reduction slowdown
rick merritt   3/20/2012 6:17:40 AM
NO RATINGS
I'm glad someone is finally laying this all out publicly. A decade ago, Gordon Moore told me his "Law" would slow down before we hit the end as we approached the size of silicon atoms. Well, we're seeing the slow down, Mr. Moore.



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Oh, No! My Antique Analog Meter Has Twitched Its Last
Max Maxfield
20 comments
Well, life is certainly full of ups and downs, isn't it? When it comes to the antique analog meters I'm using in a number of my hobby projects, things appeared to be going swimmingly well, ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)