Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
the_floating_ gate
User Rank
Rookie
re: Feature dimension reduction slowdown
the_floating_ gate   3/22/2012 5:49:55 AM
NO RATINGS
The recent scanner problems on the 28-nm line indicate that the limits of many technologies are being reached. What scanner problems - please explain

the_floating_ gate
User Rank
Rookie
re: Feature dimension reduction slowdown
the_floating_ gate   3/22/2012 5:11:12 AM
NO RATINGS
The 22-nm FinFET high-volume ramp-up is already more than two years behind 32-nm. The FinFET is NOT planar - by going FinFET Intel actually accelerated Moore' law. There is Moore law and there is capital intensity which is increasing. Now it's becoming more and more about fix cost absorption: a fast, clean ramp will become super crucial/ mandatory. Here's Intels litho roadmap http://www.electroiq.com/articles/sst/2012/02/spie-advanced-lithography-intel-tsmc-tool-roadmap-takeaways.html Apple has already adjusted in that the only real enhancement to the iPad from a hardware perspective is higher-resolution display. That's rediculous: Apple's A5X uses the same 45nm process used on the original Ipad - one difference is that the A5X chip is 3x the size compared to the original A4 - talking about cost per gate.... IOW that means they need 3 x wafers to get the same number of dies - what a business model

any1
User Rank
CEO
re: Feature dimension reduction slowdown
any1   3/21/2012 12:57:21 PM
NO RATINGS
The problem is that the semiconductor business model has been broken for many years now. The end of Moores law makes it even worse for large leading edge manufactures and equipment vendors as return on investment shrinks with each new process node.

daleste
User Rank
CEO
re: Feature dimension reduction slowdown
daleste   3/21/2012 1:39:23 AM
NO RATINGS
The easy shrinks of silicon have already been done. As it gets harder for each next step, eventually we all knew that it would become less economical to make that step than to stay where we are. We may be at that point, but there will still be innovation that will create cost savings as we go forward. It just may not be as dramatic.

resistion
User Rank
CEO
re: Feature dimension reduction slowdown
resistion   3/20/2012 3:11:15 PM
NO RATINGS
I would remind only some layers would be effectively doubled, e.g. gate, active, metal1, contact. If you're only adding 10% more layers, but shrinking to 60% area, you're still cost-effective, just less so than previous node shrinks.

Or_Bach
User Rank
Rookie
re: Feature dimension reduction slowdown
Or_Bach   3/20/2012 7:59:50 AM
NO RATINGS
Yes, the reality is very clear. The cost for 0.7x next generation scaling is escalating too scary numbers for all aspects:Fab cost,process R&D,EDA and libraries,Chip design,mask set,... But that is not the only option to continue advance semiconductor devices. We can keep Moore's Law using the recent breakthrough of monolithic 3D http://www.monolithic3d.com. Clearly most of the NAND vendors already going to that direction.

rick merritt
User Rank
Author
re: Feature dimension reduction slowdown
rick merritt   3/20/2012 6:17:40 AM
NO RATINGS
I'm glad someone is finally laying this all out publicly. A decade ago, Gordon Moore told me his "Law" would slow down before we hit the end as we approached the size of silicon atoms. Well, we're seeing the slow down, Mr. Moore.



Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
5 comments
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Max Maxfield

Recommended Reads From the Engineer's Bookshelf
Max Maxfield
27 comments
I'm not sure if I read more than most folks or not, but I do I know that I spend quite a lot of time reading. I hate to be idle, so I always have a book or two somewhere about my person -- ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...