Design Con 2015
Breaking News
Comments
Oldest First | Newest First | Threaded View
demetrius.powers
User Rank
Rookie
re: ISPD: Semiconductors aim for 8-nm node
demetrius.powers   4/6/2012 5:12:02 PM
NO RATINGS
Great Article

R_Colin_Johnson
User Rank
Blogger
re: ISPD: Semiconductors aim for 8-nm node
R_Colin_Johnson   4/6/2012 6:37:04 PM
NO RATINGS
There was a lot more going on at ISPD that I could not include in the story, but you might want to check out on their webiste: http://www.ispd.cc/ Here are a few highlights: Three talks were given professor Liu’s former students--Jason Cong, a chancellor’s professor and director of the Center for Customizable Domain-Specific Computing of UCLA, spoke on how Liu "Transformed Ad Hoc EDA to Algorithmic EDA." Professor Martin D. F. Wong at University of Illinois (Urbana-Champaign) spoke on how Liu applied simulated annealing to re-shape the EDA landscape. And Synopsys Fellow Tong Gao and his colleague Prashant Saxena spoke on Liu's visionary intuition in the identification and formulation of several issues in routing, interconnect crosstalk optimization and performance-aware layer assignment that subseaquently had wide influence over the semiconductor and EDA industries. There was also the annual contest, this year on discrete gate sizing, organized by an Intel team led by research scientist Mustafa Ozdal at Intel Strategic CAD Labs. 32 academic and industrial teams from four different continents entered the contest with 18 teams making it through to the submissions phase. The winner was team from National Taiwan University led by professpr Yao-Wen Chang and his graduate students Kuan-Hsien Ho, Po-Ya Hsu, and Yu-Chen Chen. Second plance went to a team from Universidade Federal do Rio Grande do Sul, Brazil, led by professor Marcelo Johann. And third place went to a joint team of National Tsing-Hua University and Missouri University of Science and Technology led by professors Yiyu Shi and Shih-Chieh Chang.

PV-Geek
User Rank
Rookie
re: ISPD: Semiconductors aim for 8-nm node
PV-Geek   4/7/2012 12:38:58 AM
NO RATINGS
I think there is a hidden extra cost coming down the line just from the fact that three different solutions are being tooled in parallel since no one knows which will make it. All of these approaches are expensive by themselves. Having to hedge your bets by tooling all three is very costly and the foundries will have to recoupe that cost some how.

resistion
User Rank
CEO
re: ISPD: Semiconductors aim for 8-nm node
resistion   4/7/2012 2:47:18 AM
NO RATINGS
I'm surprised that lithographers haven't figured out that with double patterning, you have to skip the N+1 node and can go directly to N+2, to get the cost back. 70% scaling per node is not enough.

R_Colin_Johnson
User Rank
Blogger
re: ISPD: Semiconductors aim for 8-nm node
R_Colin_Johnson   4/8/2012 6:12:20 PM
NO RATINGS
Regarding the Best Paper awarded to professor Chris Chu at Iowa State University, his former student Jackey Yan, who is now with Cadence Design Systems, was a co-author.

tapaktapisch
User Rank
Rookie
re: ISPD: Semiconductors aim for 8-nm node
tapaktapisch   4/9/2012 3:45:54 PM
NO RATINGS
fgg



Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Carlos Bueno

Adventures in Userland
Carlos Bueno
Post a comment
Editor’s Note: Excerpted from Lauren Ipsum: A Story About Computer Science and Other Improbable Things, author Carlos Bueno introduces us to Lauren and her adventures in Userland. ...

Max Maxfield

Tired Old iPad 2 vs. Shiny New iPad Air 2
Max Maxfield
9 comments
I remember when the first iPad came out deep in the mists of time we used to call 2010. Actually, that's only four years ago, but it seems like a lifetime away -- I mean; can you remember ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...