Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
teddy_zhai
User Rank
Author
re: Mesh net ties Internet-on-a-chip with multi-cores
teddy_zhai   4/16/2012 8:08:21 PM
NO RATINGS
I am still not so convinced by NoC even though it has been a hot research topic since almost 10 years. It might be useful in high performance computing. For the embedded domain, I do not see the point.

nicu_p
User Rank
Author
re: Mesh net ties Internet-on-a-chip with multi-cores
nicu_p   4/15/2012 11:07:05 AM
NO RATINGS
The landscape is a bit more complex than this picture of bus-rings-mesh. Freescales ships SoCs with 8 cores based on switched fabric interconnect. Cavium ships products with 32 cores based on a combination of bus and switched fabric interconnect as well. Netlogic uses a hierarchy of rings to deal with different I/O requirements of it's cores/memories/accelerators. A mesh adds an additional layer of complexity to the already hard to tackle problem of fully and efficiently exploiting the compute capabilities of multicore SoCs - significant latency differences depending on where is your task scheduled to run. Tilera has yet to gain significant traction in the market and I would bet that you will see a lot of products with more than 16 cores shipping with something different used as interconnect than a mesh. P.S. Cavium's Octeon 3 will ship 48 cores. Not using a mesh.

Jonah Probell
User Rank
Author
re: Mesh net ties Internet-on-a-chip with multi-cores
Jonah Probell   4/12/2012 12:34:05 AM
NO RATINGS
For applications that require off-chip access, such as to DRAM, bandwidth requirement will vary by distance from the interface. Applications with heterogeneous processing functions lack symmetry and therefore require a NoC with an irregular topology, just like the Internet. Hurray, Arteris.

bdoud
User Rank
Author
re: Mesh net ties Internet-on-a-chip with multi-cores
bdoud   4/11/2012 10:53:55 PM
NO RATINGS
And let's not forget that Tilera (www.tilera.com) has been shipping mesh-based high core-count processors since 2007! Another outgrowth of MIT research.

R_Colin_Johnson
User Rank
Author
re: Mesh net ties Internet-on-a-chip with multi-cores
R_Colin_Johnson   4/11/2012 8:54:17 PM
NO RATINGS
Peh claims that his mesh implementation does scale up well. Here is what he said to me: "Our paper is challenging this conventional wisdom--demonstrating that it is possible to design a mesh network [that] simultaneously approaches the latency, throughput and power limits...For a N-node mesh, the max hop count is sqrt(N) + sqrt(N). For example, our 16-node mesh is laid out 4 by 4, and the maximum hop count is 8, and the average hop count is 4. So latency is much lower, with the disparity increasing as you scale up the core counts. Bandwidth is also much much higher because there are many possible paths to spread traffic across."

A.Ahmed
User Rank
Author
re: Mesh net ties Internet-on-a-chip with multi-cores
A.Ahmed   4/11/2012 8:12:59 PM
NO RATINGS
The Mesh networks have been shown to have their own latency issues for cores greater than 64 in the MP domain. And I think that's the reason Intel might have gone back to rings in Xeon. As the cores scale the topology will keep changing from buses, to rings, to meshes, to exotic networks!

R_Colin_Johnson
User Rank
Author
re: Mesh net ties Internet-on-a-chip with multi-cores
R_Colin_Johnson   4/11/2012 1:24:27 PM
NO RATINGS
One thing I forgot to mention, is that "virtual bypassing" is proposed by Peh at MIT to optimize the Internet-on-a chp for core-to-core packet comm, thereby boosting speed by sending a probe signal through on-chip routers to preset switches before a data burst. That way the ordinary delays for sending packets through routers is minimized compared to the real Internet where it doesn't matter if individual packets in a burst go by different routes to the same destination.



Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...