Design Con 2015
Breaking News
Comments
krisi
User Rank
CEO
re: Intel, Micron on sub 20-nm and insatiable thirst for memory
krisi   4/18/2012 11:29:46 PM
NO RATINGS
If there is only 20 electrons difference left between two memory states there is not much hope that this technology will scale beyond 20nm process...time to employ spin instead of charge? Kris

resistion
User Rank
CEO
re: Intel, Micron on sub 20-nm and insatiable thirst for memory
resistion   4/19/2012 3:19:34 PM
NO RATINGS
So Micron is not getting on the 3D NAND train?

cidbarca
User Rank
Rookie
re: Intel, Micron on sub 20-nm and insatiable thirst for memory
cidbarca   4/19/2012 7:40:36 PM
NO RATINGS
If I'm reading this correctly, Intel/MU say they have started "volume production" of a ferroelectric NAND device; that others (such as a group from AIST, see below) have been working on similar IP but are far behind because they are focused on (a) a different ferroelectric material as compared to the gate material Intel has developed, and (b) a more complicated FinFet structure rather the "old school" planar circuit design developed by MU. see AIST work disclosed at: (2008 cell demonstration) http://www.aist.go.jp/aist_e/latest_research/2008/20080624/20080624.html (2012 64Kb cell array demonstration) http://www.nanowerk.com/news/newsid=23983.php I find this all very very very difficult to believe in view of the industry's track record of premature claims of new NV memory "production;" but most of all because Intel/MU are claiming to be able to produce this planar "Fe-NAND" device at sub 30nm lithographies currently with plans to soon drop production below the 20nm node. Such devices with even half the performance claimed for the AIST cell design would go through the current FLASH application markets like something through a goose. Has Intel/MU developed a new memory IP or just a new promotion? Have they ever submitted anything at an industry conference on such IP?

resistion
User Rank
CEO
re: Intel, Micron on sub 20-nm and insatiable thirst for memory
resistion   4/20/2012 2:25:11 AM
NO RATINGS
So far it's just floating gate with high k at 20 nm.

cidbarca
User Rank
Rookie
re: Intel, Micron on sub 20-nm and insatiable thirst for memory
cidbarca   4/20/2012 7:17:08 AM
NO RATINGS
Thanks resistion, I think I see now. The high-k dielectric's polarization isn't used as a memory element at all. Is it correct to think of it as simply providing a capacitance threshold that's used as the limit on current flow?

Peter Clarke
User Rank
Blogger
re: Intel, Micron on sub 20-nm and insatiable thirst for memory
Peter Clarke   4/20/2012 10:36:40 AM
NO RATINGS
Although, Intel did gain a lot of ferroelectric memory knowledge in their research with Thin Film Electronics a few years back. But I agree there is no sign they are using that knowledge directly in these NAND flash memories. The conventional wisdom is for companies to go to vertically stacked NAND memory cells thus keeping the same planar geometry (and electrons per bit) while getting greater memory denistry per die area.



Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Carlos Bueno

Adventures in Userland
Carlos Bueno
Post a comment
Editor’s Note: Excerpted from Lauren Ipsum: A story about computer science and other improbable things, author Carlos Bueno introduces us to Lauren and her adventures in ...

Max Maxfield

Tired Old iPad 2 vs. Shiny New iPad Air 2
Max Maxfield
8 comments
I remember when the first iPad came out deep in the mists of time we used to call 2010. Actually, that's only four years ago, but it seems like a lifetime away -- I mean; can you remember ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...