Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 4 / 5   >   >>
agk
User Rank
Author
re: Intel exec says fabless model “collapsing”
agk   4/25/2012 8:36:37 AM
NO RATINGS
Golden words "part of the secret to its success is its close partnership between process and chip designers" and Intel is leading.They have the power full R&D team with sufficient finance.

resistion
User Rank
Author
re: Intel exec says fabless model “collapsing”
resistion   4/25/2012 5:20:37 AM
NO RATINGS
Bohr's statements apply to the bleeding edge of 20 nm and below. Intel doesn't have any trailing edge fabs (like 0.18 um and older). It has one 200 mm fab in Hudson at 130 nm.

chanj0
User Rank
Author
re: Intel exec says fabless model “collapsing”
chanj0   4/25/2012 5:14:41 AM
NO RATINGS
A fabrication facility is costly to build. Foundry business and fabless will continue exist and work together to bring various components to the market. Nonetheless, if design and production can work closely together like Intel, the company would have better competitive edge. The reason that Intel still push x86 based CPU into mobile market is they believe they can produce a low power consumption CPU using product technology. Let's imagine if Intel started producing its own ARM.

me3
User Rank
Author
re: Intel exec says fabless model “collapsing”
me3   4/25/2012 4:01:56 AM
NO RATINGS
Now they have a chance to be the monopoly in the foundry business. But I doubt they can capitalize on it. It has been a half trick pony for the time immemorial.

Neo10
User Rank
Author
re: Intel exec says fabless model “collapsing”
Neo10   4/25/2012 2:28:32 AM
NO RATINGS
This is all hokum, and lot of smoke with no real fire. True Fabless won't work for all but the fact is it works for most and anyone thinking he can go from fabless to churning off sub 32nm wafers is probably out of his mind. Fab cost work to everyones advantage when its billions of dollars are amortized across billions of wafers. Intel also would have gone fabless if they were not running a monopoly in PC business.

resistion
User Rank
Author
re: Intel exec says fabless model “collapsing”
resistion   4/25/2012 1:59:20 AM
NO RATINGS
The foundry model is not affected by the technology status so much as the current business situation. It may help the foundries to consider IDM-type projects, just as IDMs are considering foundry-type projects.

me3
User Rank
Author
re: Intel exec says fabless model “collapsing”
me3   4/25/2012 12:12:59 AM
NO RATINGS
Some companies can innovate internally, like Intel. Others cannot, even though they are big. A number of years ago, all jump on the band wagon to trash the ecosystem. Now that destruction is nearly complete. Those who cannot innovate internally may enjoy a hard earned collapse.

the_floating_ gate
User Rank
Author
re: Intel exec says fabless model “collapsing”
the_floating_ gate   4/24/2012 10:03:41 PM
NO RATINGS
IDM versus foundry: When asked if the multipatterning issues at 14-nm applied to both integrated device manufacturers (IDMs) and foundries Meurice said: "At 14-nm foundries have a challenge that the IDMs would not have. The challenge is that thay have to deliver design rules which are less restrictive and they have to deliver a shrink that is very aggressive." As such the decision to go to EUV for 14-nm concerns the foundry environment more than the microprocessor environment, Meurice said. http://www.eetimes.com/electronics-news/4371327/DRAM-foundry-logic-EUV-lithography-ASML

TarraTarra!
User Rank
Author
re: Intel exec says fabless model “collapsing”
TarraTarra!   4/24/2012 7:07:13 PM
NO RATINGS
Could we be reaching the end of Moores law and technology shrinks in silicon manufacturing. Tri-gate might have mitigated the issues at the 32-22nm migration step but the fact that Intel had to resort to such a radical step is worriesome. What after that? 14nm? 10nm? Will tri-gate survive the shrinks? If this is the end of the shrink race then this spells bigger trouble for Intel than the fabless makers. In order to keep the lead in process technology they will have to make radical changes to their manufacturing (read more complex lower yields, higher costs) and if they stumble or stop, guess what? All the minions of semi players will have a level playing field. Then it will be about who has the best design. Oh my!

BicycleBill
User Rank
Author
re: Intel exec says fabless model “collapsing”
BicycleBill   4/24/2012 6:57:31 PM
NO RATINGS
IMO, the reality is that one size/type of solution does not work right for all players. Fabless is great for some design houses, markets, and products, but not a good fit for others. Whenever we try to posit that one approach is "right" or "best", we are ignoring the engineering reality: it is all about managing and balancing tradeoffs and priorities, given your available resources and objectives.

<<   <   Page 4 / 5   >   >>


Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Radio
LATEST ARCHIVED BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...
Like Us on Facebook
Special Video Section
Once the base layer of a design has been taped out, making ...
In this short video we show an LED light demo to ...
The LTC2380-24 is a versatile 24-bit SAR ADC that combines ...
In this short video we show an LED light demo to ...
02:46
Wireless Power enables applications where it is difficult ...
07:41
LEDs are being used in current luxury model automotive ...
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...