Breaking News
Comments
Oldest First | Newest First | Threaded View
Karl Fergusen
User Rank
Rookie
re: Opinion: Using GPUs to accelerate EDA applications
Karl Fergusen   5/3/2012 7:05:05 PM
NO RATINGS
We started using Jacket a few months ago to accelerate MatLab codes at L-3 on the GPU. Awesome speedups!

Les_Slater
User Rank
CEO
re: Opinion: Using GPUs to accelerate EDA applications
Les_Slater   5/6/2012 1:20:21 AM
NO RATINGS
The problem of rethinking algorithmic foundations is an interesting one. This needs to be taken on as a general formality of a geometry of problem space.

TingLu
User Rank
Rookie
re: Opinion: Using GPUs to accelerate EDA applications
TingLu   5/7/2012 4:17:38 AM
NO RATINGS
Simulation acceleration has been dominant by FPGA. I am wondering how well it is compared with GPU.

urital.rocketick
User Rank
Rookie
re: Opinion: Using GPUs to accelerate EDA applications
urital.rocketick   5/7/2012 5:31:01 AM
NO RATINGS
Hi TingLu, FPGA-based accelerators enable to run chip designs at MHz speeds and to debug system-level scenarios in the lab, but they are not simulators. It is just a different product category. Pros: - You can reach 1-10MHz speeds with them and therefore debug your driver and even your application in embedded systems Cons: - They are very expensive. - Require significant ramp-up time, and then if you change your code or libraries you are not really debugging your real silicon design - Does not work alongside your existing test-bench (verification environment), and if it does you cannot reach MHz speeds. - Limited in capacity (to scale you need to add more FPGAs/boxes but then you trade-off with speed) - Lack support for non-synthesize-able code - No support for 4-state logic - Lack full visibility - Long compilation time (require to synthesys and place-and-route)

docdivakar
User Rank
Manager
re: Opinion: Using GPUs to accelerate EDA applications
docdivakar   5/11/2012 6:09:10 AM
NO RATINGS
Existing (not optimally parallel) EDA tools can still exploit the operating system to benefit from parallelism. Examples abound, like the pattern-based DRC; in the TCAD area, computational lithography, etc. MP Divakar



Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
3 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
19 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
39 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
144 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)