Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
MWestfall0
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
MWestfall0   6/29/2012 4:01:42 PM
NO RATINGS
A5X uses 45nm "LP" flavor. For LP foundry Samsung,TSMC,UMC do not use SiGe for pFET strain. See http://chipworksrealchips.blogspot.com/2010/10/non-intel-hkmg-coming-soon-and-45lp.html Regarding high k gates, foundry did not adopt at 45nm. Foundry adopted high k at 32nm and most versions of 28nm (except 28LP)

eet_user
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
eet_user   6/29/2012 3:23:23 PM
NO RATINGS
http://www.chipworks.com/en/technical-competitive-analysis/resources/recent-teardowns/2012/03/the-new-ipad-a-closer-look-inside/

Chipguy1
User Rank
CEO
re: Future of CMOS hinges on mobile apps
Chipguy1   6/29/2012 12:32:28 PM
NO RATINGS
Historically smaller = lower power. But even at 20nm the early foundry models don't show much power reduction from 28nm. I too am not sure how the roadmap plays out. I think we have been spoiled in the past with advanced nodes offering lower power, lower cost, and increased performance.

resistion
User Rank
CEO
re: Future of CMOS hinges on mobile apps
resistion   6/29/2012 9:39:27 AM
NO RATINGS
I doubt industry will rest at 28 nm and 20 nm. Besides higher density, smaller node is for lower power, which is important for mobile apps.

yellow1986
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
yellow1986   6/29/2012 4:59:11 AM
NO RATINGS
how about ultra thin on SOI

Iodesigner
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
Iodesigner   6/29/2012 4:32:16 AM
NO RATINGS
Point 7, VLSI also had a rump session on advanced patterning. "To EUV or not to EUV?" was the question ... EUV insersion date was not clear

Iodesigner
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
Iodesigner   6/29/2012 3:46:05 AM
NO RATINGS
iPad 3 not fabricated with Silicon Germanium (for strain) and Hafnium oxide (for high k) seems surprising?? can someone confirm?

simon7
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
simon7   6/29/2012 2:55:20 AM
NO RATINGS
Good Summary Just as Professors Fossum and Assanov have published on bottom fin leakage in bulk finFETs, Professor Bokor of Berkeley has published nearly a decade ago on the electrical variation (see "Sensitivity of Double-Gate and FinFET Devices to Process Variations"). Dr. Bokor's conclusions for 20nm finFETs are interesting: To control variability, 1nm fin with control (3 sigma), no fin dopants, and 1-2A gate oxide thickness is required. Can industry achieve these kinds of targets? Some quotes from his paper are along the lines of discussed in the VLSI article. "The high sensitivity of leakage current to body thickness variation may limit the application of the devices in low power ICs." "The variation caused by random dopant placement in the channel region might make it impossible to meet tight circuit specifications required for manufacturing." "In general, the fabrication process of double-gate MOSFET devices (e.g., FinFET) is more complicated than that of single gate devices, which will potentially bring more nonuniformity during fabrication. For example, in FinFET devices, the gate oxide is on the etched sidewall of the fin, and its uniformity is more difficult to control. The channel-oxide interface condition is determined by the sidewall roughness of the fin."

<<   <   Page 2 / 2


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Aging Brass: Cow Poop vs. Horse Doo-Doo
Max Maxfield
8 comments
As you may recall, one of the things I want to do with the brass panels I'm using in my Inamorata Prognostication Engine is to make them look really old. Since everything is being mounted ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)