Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
Stanley_
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
Stanley_   7/3/2012 11:19:04 PM
NO RATINGS
at 32/28nm, SiGe S/D for PMOS is default. It's also used for SiON/Poly version. Ge % is rather low for LP though.

Chipguy1
User Rank
CEO
re: Future of CMOS hinges on mobile apps
Chipguy1   7/3/2012 12:50:06 PM
NO RATINGS
Yes New iPad ("3") no HK or strain (eSiGe) fabed in 45nm. iPad2 some fabed in 45nm (same as above ) but other ipad2 fabed in 32nm and that includes HK but not eSiGe

Stanley_
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
Stanley_   7/2/2012 10:16:19 PM
NO RATINGS
To get the fact straight. iPad2.4 indeed uses 32nm gate first HK/MG technology. http://www.anandtech.com/show/5789/the-ipad-24-review-32nm-a5-tested/

Chipguy1
User Rank
CEO
re: Future of CMOS hinges on mobile apps
Chipguy1   6/30/2012 12:43:19 PM
NO RATINGS
I think your right for market at large but I wounder if Samsung is close with this technology. They have been working on TSS for DRAM and FLASH. Might give them and apple a big performance and power advantage in app SOCs? Might be another area apple goes deep into supple chain like the did with mining special Al.

wilber_xbox
User Rank
Manager
re: Future of CMOS hinges on mobile apps
wilber_xbox   6/30/2012 6:56:57 AM
NO RATINGS
i do not think that TSV is ready for integration at this point of time. There might be cost, reliable technology availability etc hinderances.

James7740
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
James7740   6/30/2012 3:34:11 AM
NO RATINGS
Borkor also nailed perhaps the biggest issue with sloped fins: oxide thickness variation. Another quote form his journal paper. "Unlike the planar MOSFET devices, the gate dielectric of FinFET devices is vertical. Its thickness and the Si/SiO inter- face are affected by sidewall SLOPE and roughness of the fin. We may expect some difficulties to get the same uniformity as the planar case." In the Chipworks pictures, the gate oxide thickness does vary a lot fin to fin and even more within a fin. Much much more than Borkors 1-2A requirement. 10X more?

James7740
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
James7740   6/30/2012 2:04:11 AM
NO RATINGS
I continue to think design issues caused by transistor variation are not appreciated. . Author and even Borkor's paper did not talk about systematic variation with FinFETs but I just continue to be surprised by the outer to inner fin variation as seen in differences in the STI depth (see outer to inner fins STI depth). If I understand how this works most of my design would use between 1, 2 or at most 3 fins per transistor. Fin width being difference for 1,2 or 3 fin devices and Borkor's suggest this needs to be controlled within 1nm (=10 angstroms = 2 Si lattice constants?). http://www.eetimes.com/electronics-news/4374728/Intel-FinFETs-SOI-shrink-GSS

MWestfall0
User Rank
Rookie
re: Future of CMOS hinges on mobile apps
MWestfall0   6/30/2012 12:54:31 AM
NO RATINGS
FDSOI has some advantages and disadvantages. The concept has been worked on in the industry for 15 years. The biggest advantages are low leakage and low transistor variability. The biggest disadvantages are lower pFET drive current (lower performance) since eSiGe is much less effective in mobility enhancement via strain and an easy method to adjust threshold voltage (SOCs require a wide dynamic range in Ion/Ioff which is achieved by threshold voltage).

Chipguy1
User Rank
CEO
re: Future of CMOS hinges on mobile apps
Chipguy1   6/29/2012 5:47:34 PM
NO RATINGS
Resistion, I think your spot on. When I look at the product power reduction with 3D fins on 22nm Ivy bridge, it does not seem much if any improvement over a standard process shrink? Even if i use Intel numbers perhaps is an effective "2.2D" . Putting on my system architect hat, I think much larger power savings (as compared to 3D fins effective 2.2D) are possible with 3D Through Si via Stacking (TSS) between the DRAM and apps processor. I also think 28nm is the right node to introduce TSS as well. Any process experts on TSS care to comment?

resistion
User Rank
CEO
re: Future of CMOS hinges on mobile apps
resistion   6/29/2012 4:12:10 PM
NO RATINGS
What makes 14 nm difficult could be the move to 3d fin transistor, that seems much more drastic than more pattern decomposition. And how about TSVs, for real 3D not 2.5, wouldn't it be easier to introduce at 28 nm rather than 14 nm?

Page 1 / 2   >   >>


Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Analog Faceplate Design Decisions: Art or Science?
Max Maxfield
19 comments
My degree is in Control Engineering -- a core of math with "surrounding subjects" of electronics, mechanics, and hydraulics and fluidics. The only official programming I did as part of ...

Jolt Judges and Andrew Binstock

Jolt Awards: The Best Books
Jolt Judges and Andrew Binstock
1 Comment
As we do every year, Dr. Dobb's recognizes the best books of the last 12 months via the Jolt Awards -- our cycle of product awards given out every two months in each of six categories. No ...

Engineering Investigations

Air Conditioner Falls From Window, Still Works
Engineering Investigations
3 comments
It's autumn in New England. The leaves are turning to red, orange, and gold, my roses are in their second bloom, and it's time to remove the air conditioner from the window. On September ...

David Blaza

The Other Tesla
David Blaza
5 comments
I find myself going to Kickstarter and Indiegogo on a regular basis these days because they have become real innovation marketplaces. As far as I'm concerned, this is where a lot of cool ...