Breaking News
Comments
Newest First | Oldest First | Threaded View
Kinnar
User Rank
CEO
re: ASML outlines a FinFET process two-step
Kinnar   7/21/2012 9:08:53 AM
NO RATINGS
The research is moving very fast but the adoption of those researches in the regular production mechanism is a very slow process as it need testing at each phase.

James7740
User Rank
Rookie
re: ASML outlines a FinFET process two-step
James7740   7/20/2012 3:46:37 PM
NO RATINGS
Peter, Can you look into this. For a given chip in 20nm True 14nm: porting chip should result in 2x more chips per wafer. True 1/2 node (14 + 20)/2=17nm should result in 1.5X increase in chips per wafer. And ideal moores law wafer price should be constant So what does tsmc 16nm deliever regarding moores law. That will tells us if the node name is fake or real and if it offers any value. Moores law (cost) is all I care about. The performance numbers foundry quotes are never true. Foundry does not understand chip design and hence makes many wrong assumptions when benchmarking performance. Just one example being they just quote "median performance" and I need to sell entire distribution.

john-b
User Rank
Rookie
re: ASML outlines a FinFET process two-step
john-b   7/20/2012 3:06:36 PM
NO RATINGS
I am told production for this TSMC "finfet 20nm" is 2H2015. TSMC is very confused to think I would port all my 2013 20nm planar IP to a "finfet 20nm" called "16nm" for higher chip cost for a very small performance incrase at constant power. Perhaps intel is right, is foundry model broken?

resistion
User Rank
CEO
re: ASML outlines a FinFET process two-step
resistion   7/20/2012 2:39:03 PM
NO RATINGS
14 nm already locked in without EUV, 10 nm soon.

Peter Clarke
User Rank
Blogger
re: ASML outlines a FinFET process two-step
Peter Clarke   7/20/2012 2:22:51 PM
NO RATINGS
Yes, I have heard tell of a half-node step to incorporate FinFET. But maybe Meurice is calling it as it really is.

Chipguy1
User Rank
CEO
re: ASML outlines a FinFET process two-step
Chipguy1   7/20/2012 1:54:01 PM
NO RATINGS
TSMC plans to use EUV at 10nm. But these names now mean nothing. As I posted above tsmc "16nm" is really "20nm" if node name is suppose to represent transistor density (i.e moores law vs slick marketing)

any1
User Rank
CEO
re: ASML outlines a FinFET process two-step
any1   7/20/2012 1:35:56 PM
NO RATINGS
It's interesting that ASMLs Meurice is quoted as saying you need EUV for 14 nm node. My impression is that Intel has already frozen their 14 nm ground rules and they are not planning to use EUV litho. Maybe the foundries (TSMC, Samsung, Global Foundries, etc.) will need EUV for 14 nm logic? This is possible, but if EUV takes too long to develop I'm betting they will find another way.

Chipguy1
User Rank
CEO
re: ASML outlines a FinFET process two-step
Chipguy1   7/20/2012 12:44:31 PM
NO RATINGS
ASML has good insight since it sells the tools and knows node printing specs. Good ASML is at least honest in node description: TSMC is calling the 20/22 finfet version "16nm" I don't see this being interesting: no cost improvement and likly higher cost for 10-20% performance at same power (and that is not chip power just a few digital blocks that speed up...analog, mixed signal, and I/O power is worse). Chip power might at best be half the TSMC number 5-10%. So TSMC thinks I will do all the work of porting a design to pay higher chip cost for 5-10% chip improvement?



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Creating a Vetinari Clock Using Antique Analog Meters
Max Maxfield
65 comments
As you may recall, the Mighty Hamster (a.k.a. Mike Field) graced my humble office with a visit a couple of weeks ago. (See All Hail the Mighty Hamster.) While he was here, Hamster noticed ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)