Breaking News
Comments
Newest First | Oldest First | Threaded View
David Brown
User Rank
Author
re: Memory-cube group issues initial draft specs
David Brown   8/16/2012 8:41:57 AM
NO RATINGS
Why would you want a DRAM controller in a processor? The DRAM controller handles things like timings for the different row selects, bank access, refresh, etc. You want these as close to the DRAM chip as possible. The reason memory controllers became integrated into processors is not because that's the best place for them - it was to avoid the extra chip, buses and latency caused by having the controller on a separate device between the processor and the memory (and sharing bus bandwidth with PCI and other buses). The reason the controller is not in the DRAM chips today is because the chip process needed for controller logic is very different from that needed for the DRAM cells, so it would be hugely expensive to put them on the same die. If you put the memory controller inside the DRAM cube, then the bus between the processor and the memory can be simpler and faster, and the memory controller can be more optimal for the dram banks it is controlling (including wider bus access and local cache inside the cube). The potential here is not just to increase bandwidth, but also to lower latency - especially in servers with large memories and ECC.

Wayman
User Rank
Author
re: Memory-cube group issues initial draft specs
Wayman   8/16/2012 6:36:23 AM
NO RATINGS
For Wide I/O, I suppose the target should be 12.8GBytes/s which is proposed by Intel.

rick merritt
User Rank
Author
re: Memory-cube group issues initial draft specs
rick merritt   8/15/2012 4:15:47 AM
NO RATINGS
Yes, Intel, AMD, HP and Oracle--basically the computer industry outside IBM--has been silent so far on its 3-D memory strategy. Presumably they are headed down the Jedec route.

resistion
User Rank
Author
re: Memory-cube group issues initial draft specs
resistion   8/14/2012 11:47:31 PM
NO RATINGS
Agreed, so Intel not participating is important to wonder about.

Rchandta1
User Rank
Author
re: Memory-cube group issues initial draft specs
Rchandta1   8/14/2012 9:23:45 PM
NO RATINGS
Agreed stacking DRAMs has advantage. But I can't understand the rest. It is tightly coupled with the memory controller, so there is power and latency benefits. But it seems to force the processor away from the memory controller. Many processors have integrated DRAM controllers; so the stacking scheme seems to negate their advantage.

rick merritt
User Rank
Author
re: Memory-cube group issues initial draft specs
rick merritt   8/14/2012 6:29:00 PM
NO RATINGS
Yes the Memory Cube is for DRAM not flash. My mistake. The story above has been corrected.

zanfar
User Rank
Author
re: Memory-cube group issues initial draft specs
zanfar   8/14/2012 3:20:11 PM
NO RATINGS
It was my understanding that the HMC consortium was primarily concerned with DRAM memory--not Flash. http://www.hybridmemorycube.org/technology.html

resistion
User Rank
Author
re: Memory-cube group issues initial draft specs
resistion   8/14/2012 12:34:37 PM
NO RATINGS
Seems the TSV bandwidth is wasted on flash.



Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Radio
LATEST ARCHIVED BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Most Recent Comments
TGR0
 
dt_hayden
 
dt_hayden
 
billb57
 
ZolaIII
 
Hillol
 
Ian Johns
 
traneus
 
resistion
Like Us on Facebook
Special Video Section
The LTC2380-24 is a versatile 24-bit SAR ADC that combines ...
In this short video we show an LED light demo to ...
02:46
Wireless Power enables applications where it is difficult ...
07:41
LEDs are being used in current luxury model automotive ...
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...
Vincent Ching, applications engineer at Avago Technologies, ...