Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
Code Monkey
User Rank
Rookie
re: Intel sees quad-patterned path to 10-nm chips
Code Monkey   9/14/2012 4:04:13 PM
NO RATINGS
This is important work. If Moore's law ends and software's corrolary to Moore's law (code size doubling every two years) keeps trucking, we're doomed.

song-chou-1
User Rank
Rookie
re: Intel sees quad-patterned path to 10-nm chips
song-chou-1   9/14/2012 2:05:04 PM
NO RATINGS
Yes, question is not if 10nm can be done but what economic advantage does it bring after spending Billions and Billions of $. With 80nm pitch used for 22nm that would mean ~40nm metal pitch for 10nm. There is no cost effective way to print. Plus even if lithography breakthrough, parasitic capacitance and line resistance are going to be so large chips will be slower and higher power.

any1
User Rank
CEO
re: Intel sees quad-patterned path to 10-nm chips
any1   9/14/2012 1:09:43 PM
NO RATINGS
I have no doubt that Intel can get to 10 nm with quadruple patterning, but will they be able to suppport a reasonable business model once they get there? And what happens after 10 nm? Is that the end of scaling unless and until EUV litho kicks in at reasonable cost?

agk
User Rank
Rookie
re: Intel sees quad-patterned path to 10-nm chips
agk   9/14/2012 7:35:22 AM
NO RATINGS
A good research and with targets like reducing cost per transistor every year.

seaEE
User Rank
CEO
re: Intel sees quad-patterned path to 10-nm chips
seaEE   9/14/2012 2:37:44 AM
NO RATINGS
10nm...looks like we are on the verge of things getting very interesting.

resistion
User Rank
Manager
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/13/2012 9:34:11 PM
NO RATINGS
I'm just wondering if they made changes already. At the VLSI symposium this year, a 60 nm fin pitch was mentioned, for example. And previously, 10/11 nm by immersion was said to require five masks.

rick merritt
User Rank
Blogger
re: Intel sees quad-patterned path to 10-nm chips
rick merritt   9/13/2012 4:08:47 PM
NO RATINGS
In his talk, Bohr said many features in the 22nm process use 80 pitch features, a size chose for this generation because they can be single patterned. He did not say anything about double patterning at 22nm or quintuple patterning on any process.

resistion
User Rank
Manager
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/13/2012 11:51:18 AM
NO RATINGS
Aren't the 22 nm fins double-patterned already? Previously didn't they say 10 nm was quintuple-patterned?

<<   <   Page 2 / 2


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
Post a comment
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
3 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
29 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
127 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)