Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
resistion
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/14/2012 11:44:07 PM
NO RATINGS
Around 10 nm, you cannot merely have a radically new technology come in for one area but a whole package of technologies needed for devices, interconnect, etc. Plus we are now at the scale of electron mean free paths.

Code Monkey
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
Code Monkey   9/14/2012 4:04:13 PM
NO RATINGS
This is important work. If Moore's law ends and software's corrolary to Moore's law (code size doubling every two years) keeps trucking, we're doomed.

song-chou-1
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
song-chou-1   9/14/2012 2:05:04 PM
NO RATINGS
Yes, question is not if 10nm can be done but what economic advantage does it bring after spending Billions and Billions of $. With 80nm pitch used for 22nm that would mean ~40nm metal pitch for 10nm. There is no cost effective way to print. Plus even if lithography breakthrough, parasitic capacitance and line resistance are going to be so large chips will be slower and higher power.

any1
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
any1   9/14/2012 1:09:43 PM
NO RATINGS
I have no doubt that Intel can get to 10 nm with quadruple patterning, but will they be able to suppport a reasonable business model once they get there? And what happens after 10 nm? Is that the end of scaling unless and until EUV litho kicks in at reasonable cost?

agk
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
agk   9/14/2012 7:35:22 AM
NO RATINGS
A good research and with targets like reducing cost per transistor every year.

seaEE
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
seaEE   9/14/2012 2:37:44 AM
NO RATINGS
10nm...looks like we are on the verge of things getting very interesting.

resistion
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/13/2012 9:34:11 PM
NO RATINGS
I'm just wondering if they made changes already. At the VLSI symposium this year, a 60 nm fin pitch was mentioned, for example. And previously, 10/11 nm by immersion was said to require five masks.

rick merritt
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
rick merritt   9/13/2012 4:08:47 PM
NO RATINGS
In his talk, Bohr said many features in the 22nm process use 80 pitch features, a size chose for this generation because they can be single patterned. He did not say anything about double patterning at 22nm or quintuple patterning on any process.

resistion
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/13/2012 11:51:18 AM
NO RATINGS
Aren't the 22 nm fins double-patterned already? Previously didn't they say 10 nm was quintuple-patterned?

<<   <   Page 2 / 2


Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Musings With Regard To Being a One-Armed Engineer
Max Maxfield
7 comments
I had a bit of a scare recently. It gave me pause for thought, and the thought at the forefront of my mind was: "If I were to lose my left arm, how would this impact my ability to create ...

Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
5 comments
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Rajaram Regupathy, Cypress Semiconductor

Add USB Battery Charging Protocols to an Android-Based Design
Rajaram Regupathy, Cypress Semiconductor
Post a comment
Editorial Note: Excerpted from Unboxing Android: A hands on approach with real world examples, by Rajaram Regupathy, the author takes you through the process incorporating effective power ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll