Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
Bruzzer
User Rank
Author
Few molecules and etch technique
Bruzzer   9/13/2014 11:33:46 PM
NO RATINGS
I don't think Intel is etching in the traditional sense, they are harvesting over etching, and building up structure in those voids, which appears to be predictable, but also time consuming. 

Mike Bruzzone, Camp Marketing

 

seaEE
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
seaEE   9/21/2012 2:29:16 AM
NO RATINGS
There are a few who hold that lesse actually is Morre.

michigan0
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
michigan0   9/21/2012 1:36:57 AM
NO RATINGS
In theory Intel’s Trigate FinFETs can extend to 10nm beyond as long as lithography can permit because for FinFETs to be fully depleted to suppress the leakage current or short channel effects the fin width (W) less than gate length (Lg) is only required. For 10nm node and below, however, new physical phenomena not seen in wide fin W will occur. The fin W at bottom of the fin for 10nm node and below may approach 6nm or less and 5nm at top of the fin. However, for the fin W with such an extremely thin 6nm may hit the CMOS scaling wall or the end of the Moore’s Law because of the quantum mechanical effects imposed by the structural quantum confinement. It means in simple terms that the electrons within such extremely thin 6nm fin W do not behave like classical particles any more, but instead act as waves. As a result, drift and diffusion based classical semiconductor physics is no longer applicable. Instead, the electron behavior is now described by the quantum mechanical physics based Schrodinger’s wave equations and is subjected to Heisenberg’s uncertainty principle. The impact of such quantum confinement on the electrical characteristics is a significant increase in threshold voltage Vt due to the mobility degradation caused by decrease in the inversion layer thickness. The Vt increase depends on how thin the fin W is. But this adds to the variation in Vt due to the short channel effect with varying Lg. The other more critical effect is very large variations or uncertainties in transistor transfer characteristics such as Vt, Id/Vg, ID/Vd, DIBL, SS (sub-threshold slop), and SRAM noise. These are physical limits derived from quantum mechanical effects, limiting to the channel length to 10nm node with fin W of 6nm. Process variations not considered here could further adversely impact the variability of finFETs electrical characteristics. Therefore, in my opinion the 10 nm node with fin W 6nm or less will not be manufacturable or the end of CMOS scaling. S Kim

resistion
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/20/2012 4:03:19 PM
NO RATINGS
40 nm metal pitch means ~14 nm contacts. That's pretty small, too small even for the NXE:3300 EUV tools.

resistion
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/19/2012 5:48:58 AM
NO RATINGS
For the cost-effective part to make sense, we need the half-pitch or the distance between metal wires to shrink, to enable more transistor connections per unit area. If this distance does not shrink, but only a particular feature shrinks, it could actually add process complexity and some cost.

Ryan Tennill
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
Ryan Tennill   9/17/2012 5:36:40 PM
NO RATINGS
I believe that this is a fairly standard tactic. The process node only identifies the smallest feature that can be reliably resolved and patterned. There shouldn't be any roadblock to making a 90nm sized transistor in 20nm but I'm not a chip designer. Anyone out there that can comment?

I_B_GREEN
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
I_B_GREEN   9/17/2012 5:25:44 PM
NO RATINGS
When Morres law becomes lesse's law?

I_B_GREEN
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
I_B_GREEN   9/17/2012 5:24:59 PM
NO RATINGS
One way forward is for only the parts of the chip that need the smaller geometries be built with the slower litho processes. I have not seen any discussion of this. it is always xxnm

Les_Slater
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
Les_Slater   9/15/2012 1:55:32 PM
NO RATINGS
Pipelining larger processing chunks to minimize communications might be a way forward as we try to scale performance. I think we need to start getting serious about coding efficiencies.

Ryan Tennill
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
Ryan Tennill   9/15/2012 12:17:17 AM
NO RATINGS
Slowed scaling just means that more emphasis has to be put on other aspects of the design. We won't be able to rely on just buying the latest and greatest piece of silicon. Personally I think this is going to be great motivation for better understanding of hardware and the implications of poor coding/software design.

Page 1 / 2   >   >>


Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Radio
NEXT UPCOMING BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Are the design challenges the same as with embedded systems, but with a little developer- and IT-skills added in? What do engineers need to know? Rick Merritt talks with two experts about the tools and best options for designing IoT devices in 2016. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.
Like Us on Facebook
Special Video Section
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...