Breaking News
Comments
Newest First | Oldest First | Threaded View
JoelB01
User Rank
Rookie
re: Understanding clock domain crossing issues
JoelB01   6/21/2013 7:00:03 PM
NO RATINGS
There is another issue with data coherency that you did not address. The trace delay for all bits in the "A" bus must be approximately the same, and should be less than the period of C2. Unfortunately, it is common to "false_path" the data from FA to FB, which allows the tools to violate this requirement. This is especially a problem in the case where C1 and C2 are asynchronous clocks that are nearly the same frequency, and that frequency is fairly high. For example, with a frequency of 400MHz, the C2 period is just 2.5ns. If A is a 6-bit Gray coded value, and the the data delay for most bits of A ~0.5ns, while the delay for A[1] is much larger (5.5ns, 2 full C2 clock cycles later), you can run into an issue where the receiver gets a Gray code sequence that can lead to problems: Sent: 001100 001101 001111 (bit 1 transitions) 001110 (bit 0 transitions) 001010 (bit 2 transitions) Received: 001100 001101 001100 (bit 0 transition!) 001010 (bit 1 and 2 transition) In this event, the Gray code that the receiver sees appears to have decremented (from 001101 to 001100), where it should have only incremented. We have been able to address this problem in the Xilinx FPGA tool flow using a TIMESPEC with DATAPATHONLY, but have not been able to find a solution for this issue in the Altera FPGA tool flow.

old account Frank Eory
User Rank
Rookie
re: Understanding clock domain crossing issues
old account Frank Eory   5/31/2013 8:26:06 PM
NO RATINGS
Thanks for this excellent article and very thorough coverage of CDC problems and their solutions.

I_B_GREEN
User Rank
Rookie
re: Understanding clock domain crossing issues
I_B_GREEN   9/28/2012 5:29:50 PM
NO RATINGS
Your pictures gloss over hold up times



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Steve Wozniak Reacts to Latest iPhone
Max Maxfield
5 comments
Funnily enough, just a few days ago as I pen these words, I was chatting with my wife (Gina the Gorgeous) when she informed me that -- as a kid -- she had never played at making a ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)