You're a little more optimistic than me. I think they're overconfident given that 14nm is the first node they'll use FinFETs at, along with the fact they haven't begun any kind of volume with 20nm (even 28nm is fresh out the door).
But we'll see. If Globalfoundries pulls this off they'll be in a strong position.
I think you have to give GF credit for boldness. As the comments above allude to, they had their share of yield issues at 32-nm. The GF executives I spoke with said they wanted to wait until the process design kit was available to make the announcement. To G. Dan Hutcheson of VLSI Research, the fact that the process design kit is available is the key to the announcement.
EUV little comprehended has found a breakthrough high average energy source ( ~100x greater than laser plasma EUV sources ) and you might end up eating your words in 2-3 years when the source integration is completed. There was an announcement by a U?Washington plasma physics prof about a Zpinch EUV plasma source ( discharge is magnetically confined by a current sheath ) that makes a simple longer pulse source of extraordinary net average power increase for EUV illumination.
I have little understanding of the technical issues relating to the source integration into the ASML EUV stepper, but the source itself is apparently a possibly compelling breakthrough.
Within weeks of disclosure of the source breakthrough by its professor inventor I think I remember that ASML issued an announcement that timeline for EUV "deployment" has been pulled in .... ( implying they will be using the source, but not mentioned at all )
I think there is a change that production viability prospects for EUV might have improved significantly, but this is as yet just decent speculation, based on ?coincidences of a technical nature ( from a process engineer )
Maybe you better get some more details on this. You don't want longer pulse, you want larger duty cycle and shorter pulse duration. And it turns out the resist dose window will not even benefit from a power boost.
Again, it is an EUV marketing chant. If with breakthrough, arrogant like ASML won't invite Intel,TSMC, Samsung to invest her recently. Intel even urged ASML to expedite ArF immersion development in 450mm lithograpgy. I guess we would stick on 20nm for a long while and 28nm or 20nm node would be a historically sweet spots for foundries.
They are just renaming their 20nm process as 14nm. The challenge still remains to get yield with FinFETS.
When they do get yield they can say they are competitive. Without yield, it may as well be a mee too PhD thesis.
The backers of Globalfoundries have deep pockets but I think competing with Intel is an unhealthy obsession for them. I like profitable foundries that keep the mature processes going so people can make lots of mixed-mode chips.
Globalfoundries should focus on being able to make 20nm planar work before they make promises on 14nm FinFET technologies, if they can't make 20nm planar devices work then 14nm FinFETs will be nearly impossible. Lots of smoke here ...... We will see if customers can tape out early designs in 2014 in 14nm.
What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Are the design challenges the same as with embedded systems, but with a little developer- and IT-skills added in? What do engineers need to know? Rick Merritt talks with two experts about the tools and best options for designing IoT devices in 2016. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.