Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 3 / 4   >   >>
Or_Bach
User Rank
Author
re: Moore's Law threatened by lithography woes
Or_Bach   10/8/2012 4:21:58 AM
NO RATINGS
Lithography is clearly a challenge (and not the only one)and at least it seems that it will need more time.Monolithic 3D with thin layers is an excellent path to continue Moore's Law. There are area that would need engineering such as heat removal and crosstalk but there are no "Red Brick Wall". And as the NAND vendors already adapting monolithic 3D for future scaling, there will be less vendors to support the escalating costs of dimensional scaling for lithography, transistors development etc.

swu3
User Rank
Author
re: Moore's Law threatened by lithography woes
swu3   10/7/2012 5:55:18 PM
NO RATINGS
Lithography will be a fundamental limiter for all companies. It will many it hard for any single company to have even a 1 generation technology lead.

resistion
User Rank
Author
re: Moore's Law threatened by lithography woes
resistion   10/7/2012 3:44:17 AM
NO RATINGS
With either litho or 3D pushing for thinner layers, the increasing dissipation of resistance and risk of crosstalk should be pushing back.

Or_Bach
User Rank
Author
re: Moore's Law threatened by lithography woes
Or_Bach   10/6/2012 5:56:13 PM
NO RATINGS
The advantage of monolithic 3D scaling that we could apply it to an older process yet achieve better benefits than the next node of dimensional scaling. I would expect that the 28nm or 20nm would be a good node to apply monolithic 3D as an alternative to 14nm or 10nm

resistion
User Rank
Author
re: Moore's Law threatened by lithography woes
resistion   10/6/2012 4:32:35 PM
NO RATINGS
Well it looks like even 11 nm by currently demonstrated EUV or DSA would require double patterning support. So what design rule to base the 3d on?

Or_Bach
User Rank
Author
re: Moore's Law threatened by lithography woes
Or_Bach   10/6/2012 2:57:31 AM
NO RATINGS
Monolithic 3D is by far the best way to keep on integration while not increasing the overall power consumption. As for heat removal/thermal consideration, it is not much different than dimensional scaling as the monolithic scaling utilize very thin layers. In fact a detail paper on this issue resulted of a joint work with research group at Stanford university will be presented in the coming IEDM 2012

Kresearch
User Rank
Author
re: Moore's Law threatened by lithography woes
Kresearch   10/6/2012 1:45:09 AM
NO RATINGS
DSA is promising but a long road to become production worthy. It becomes more sensitive in Photoresist thickness, temperature and chemical variations. It usually is treated as alternative if EUV or multi patterning fails to meet market requirements.

resistion
User Rank
Author
re: Moore's Law threatened by lithography woes
resistion   10/6/2012 12:42:51 AM
NO RATINGS
Basically, vertical scaling after horizontal scaling has stopped. But sequential patterning throughput, electrical and thermal considerations still limit vertical scaling.

resistion
User Rank
Author
re: Moore's Law threatened by lithography woes
resistion   10/6/2012 12:37:44 AM
NO RATINGS
I've seen DSA demos of 12-13 nm which are promising, but is it naturally a one-node formulation?

Or_Bach
User Rank
Author
re: Moore's Law threatened by lithography woes
Or_Bach   10/5/2012 11:15:19 PM
NO RATINGS
The dimensional scaling is clearly reaching demising return and escalating challenges. The NV NAND vendor have recognized it and are shifting to monolithic 3D (see Blog piece by Israel Beinglass http://www.monolithic3d.com/2/post/2012/10/3d-nand-opens-the-door-for-monolithic-3d.html) The logic vendor would sooner or later recognize it too (especially as the would need to carry the burden all by themselves)- the future of scaling is up - monolithic 3D

<<   <   Page 3 / 4   >   >>


Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...