Embedded Systems Conference
Breaking News
Comments
Oldest First | Newest First | Threaded View
Page 1 / 2   >   >>
resistion
User Rank
Author
re: Inside Intel’s Haswell with tour guide David Kanter
resistion   11/14/2012 1:29:00 PM
NO RATINGS
Some hints on the web that Haswell will have off-chip DRAM as L4: http://news.softpedia.com/news/Intel-Haswell-Graphics-Better-Due-to-4th-Level-On-Package-Cache-259366.shtml

rick merritt
User Rank
Author
re: Inside Intel’s Haswell with tour guide David Kanter
rick merritt   11/14/2012 3:00:55 PM
NO RATINGS
Interesting and something I have never heard of in a CPU before--an L4 cache, let alone and off-chip one.

resistion
User Rank
Author
re: Inside Intel’s Haswell with tour guide David Kanter
resistion   11/14/2012 5:13:21 PM
NO RATINGS
It's still a little rumor-like to me. I also saw Anand report it as embedded DRAM as if on-chip, but if it is off- chip, would they use TSV for the speed? Isn't the normal course to make it on-chip SRAM?

SylvieBarak
User Rank
Blogger
re: Inside Intel’s Haswell with tour guide David Kanter
SylvieBarak   11/14/2012 7:19:25 PM
NO RATINGS
Can't wait for Haswell tablets! Now THOSE will be tablets worth buying in my opinion...

Doug_S
User Rank
Author
re: Inside Intel’s Haswell with tour guide David Kanter
Doug_S   11/14/2012 9:19:55 PM
NO RATINGS
You sure about that Sylvie? 10 watts seems like way too much for a tablet, it'll either burn you or require a fan. There won't be a lot of buyers for a tablet with a fan, even if it is more powerful.

markhahn0
User Rank
Author
re: Inside Intel’s Haswell with tour guide David Kanter
markhahn0   11/14/2012 9:49:35 PM
NO RATINGS
stacking memory on the CPU makes a lot of sense for any lower-power chip - after all, it's pretty routine in phones. stacking not only gives a performance boost, but saves some power. probably hard to do with a bigger/hotter chip, though. 10W is certainly workable for a tablet, as long as it can race to sleep, low leakage, etc. I just wish AMD would grow some balls and produce, for instance, an APU with stacked dram so you could tile a bunch of them onto a board. whatever happened to the idea of scalable multiprocessor systems anyway? (with builtin scalable GPU for free!)

chipmonk0
User Rank
Author
re: Inside Intel’s Haswell with tour guide David Kanter
chipmonk0   11/14/2012 10:39:15 PM
NO RATINGS
Haswell is going to be a 2.5 d module with the Level 4 cache chip next to the processor, the chips connected by fine-pitch high-density thin film interconnects on the Si substrate of the module. Will have lots of interconnects, enabling lots of parallelism in memory accesss by multi - core in CPU / SoC. BTW won't be able to stack chips ( true 3D ) because need to take heat out of the 10 watt CPU.

rick merritt
User Rank
Author
re: Inside Intel’s Haswell with tour guide David Kanter
rick merritt   11/15/2012 4:23:19 PM
NO RATINGS
That's big news @chipmonk. What's your source on it?

chipmonk0
User Rank
Author
re: Inside Intel’s Haswell with tour guide David Kanter
chipmonk0   11/15/2012 5:04:06 PM
NO RATINGS
informed guess - must leave it at that !

rick merritt
User Rank
Author
re: Inside Intel’s Haswell with tour guide David Kanter
rick merritt   11/16/2012 4:55:48 PM
NO RATINGS
Sounds similar to what Huawei/Altera are doing and what I expect other comms and server OEMs will try out over the next year or so. http://www.eetimes.com/electronics-news/4401446/Huawei--Altera-mix-FPGA--memory-in-2-5-D-device

Page 1 / 2   >   >>


Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...