Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
Joy at TI
User Rank
Rookie
re: Accelerate time-to-market by saving ESD test time
Joy at TI   4/25/2013 6:28:50 PM
NO RATINGS
To respond to this other comment ("In custom analog land, you might as well forget all this.."): This method may not be applicable to custom analog designs. These products typically have custom I/O cells such that the method would not work anyway (must stress a minimum of 30 identical clones). The pre-work required to validate the method, limits the practical application to only high pin count products. Thus the method was designed with a narrow applicability. However, there are already several large processor designs with several hundreds of cloned IO pins in production that can greatly benefit from this sampling method. After much more scrutiny during the last 3 months a final optional test standard to be used for products with numerous cloned IO pins has been developed. This is expected to become part of the JEDEC/ESDA Joint HBM Standard in the near future. Thank you again for your response and feedback!

Joy at TI
User Rank
Rookie
re: Accelerate time-to-market by saving ESD test time
Joy at TI   4/25/2013 6:26:51 PM
NO RATINGS
We are sorry for the delay in our response as this was brought to our attention only recently, but we appreciate your comments. Here are our specific replies to your concerns. "There are some assumptions (or ignored effects) here that bear checking. Particularly, that the I*R drops in the bussing are insignificant.." This method was developed primarily for high pin count digital products. These products often use a common general purpose I/O cell that is cloned to form I/O banks. Many of these designs have distributed power clamps in each placement of the general purpose I/O cells and they are designed to have the same effective bus resistance to the supply clamp. Effectively these cloned I/O cells are identical. Once established through design checks (mandatory) that the pins are clones in every sense of the definition, the method uses random selection of these clones (a minimum of 30) to study their variations. The distribution of the data is then used to predict the unmeasured clones. All or any variations of bus resistance and inherent process variations are automatically covered under this approach. There are enough built-in checks for the method with very conservative criteria such that a 99% confidence level is guaranteed for application of the method.

dick_freebird
User Rank
Rookie
re: Accelerate time-to-market by saving ESD test time
dick_freebird   11/26/2012 4:39:05 PM
NO RATINGS
There are some assumptions (or ignored effects) here that bear checking. Particularly, that the I*R drops in the bussing are insignificant (not true on large "low power" chips); that the same ESD clamp cell is guaranteed to be hooked up the same everywhere it's used (you can get very different results by feeding a stripe from opposite ends, vs same end in/out) and of course the sensitivity of whatever's inboard of the cell is unknown a priori. In custom analog land, you might as well forget all this. Even for a structured ASIC or standard cell library, for this approach to work requires additional design style constraint and/or per- pin characterization to prove the validity of ignoring "should be same" pins.



Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Want a Voltera Desktop PCB Printer?
Max Maxfield
9 comments
I just received an email from my chum Javi in Spain. "Have you heard about Voltera (VolteraInc.com)? It's a Canadian company that is going to offer desktop-size PCB printers for fast ...

Aubrey Kagan

Have You Ever Been Blindsided by Your Own Design?
Aubrey Kagan
37 comments
I recently read GCHQ: The uncensored story of Britain's most sensitive intelligence agency by Richard J. Aldrich. The Government Communication Headquarters (GCHQ), Britain's equivalent of ...

Martin Rowe

No 2014 Punkin Chunkin, What Will You Do?
Martin Rowe
2 comments
American Thanksgiving is next week, and while some people watch (American) football all day, the real competition on TV has become Punkin Chunkin. But there will be no Punkin Chunkin on TV ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
15 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...