Breaking News
Comments
Newest First | Oldest First | Threaded View
WiLess
User Rank
Rookie
re: Intel's 22-nm tri-gate SoC, how low can you leak?
WiLess   12/12/2012 1:10:57 AM
NO RATINGS
TSMC has an infrastructure and process to enable IP houses to develop analog, memory and other process-specific IP. That way anyone who uses the new process can choose from many offering. That's my understanding why Intel's mobile offerings are so poor-featured compared ARM-based developed by Qualcomm, Samsung and Nvidia. Tri-gate process is a great improvement and the step in the right direction to enable mobile market, but I am not sure if this is sufficient alone. Even if Intel opens its fab to others today, it still has a lot to catch up with the way other fabs are supporting their customers. Thanks for the interesting article!

danny1024
User Rank
Rookie
re: Intel's 22-nm tri-gate SoC, how low can you leak?
danny1024   12/11/2012 11:15:47 PM
NO RATINGS
Everyone who plays/played the "Master of Orion" or the "Civilization" series of global/galactic strategy games knows that "raping the tech tree" is the key to victory. I can't see how that's any different for the semiconductor industry and the process technology tree.

resistion
User Rank
CEO
re: Intel's 22-nm tri-gate SoC, how low can you leak?
resistion   12/11/2012 3:39:37 AM
NO RATINGS
This looks like (at least) a dual gate oxide SoC, so it's definitely more expensive to make than single gate oxide logic. Triple gate oxide is not unheard of either. The gate layer in this case is therefore already triple patterned for non-lithographic, electrical reasons alone.

krisi
User Rank
CEO
re: Intel's 22-nm tri-gate SoC, how low can you leak?
krisi   12/10/2012 11:40:42 PM
NO RATINGS
The slide shows leakage getting smaller as the feature size decreases...this can't be true!!!

SylvieBarak
User Rank
Rookie
re: Intel's 22-nm tri-gate SoC, how low can you leak?
SylvieBarak   12/10/2012 10:52:03 PM
NO RATINGS
My pleasure. I don't have any information on how this will affect the packaging just yet, but I'll try to find out for you. Glad you enjoyed the article!

sranje
User Rank
Manager
re: Intel's 22-nm tri-gate SoC, how low can you leak?
sranje   12/10/2012 9:58:06 PM
NO RATINGS
Thank you Sylvie very much ! It would be interesting to hear what will be the impact on IC packaging.... Any information on that? Thanks once again



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Creating a Vetinari Clock Using Antique Analog Meters
Max Maxfield
60 comments
As you may recall, the Mighty Hamster (a.k.a. Mike Field) graced my humble office with a visit a couple of weeks ago. (See All Hail the Mighty Hamster.) While he was here, Hamster noticed ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)