Breaking News
Comments
Newest First | Oldest First | Threaded View
Rchandta1
User Rank
Rookie
re: IBM details 3-D server chip stacks
Rchandta1   12/14/2012 10:48:01 PM
NO RATINGS
Given low volume, 3D stacking using TSV makes perfect sense. Reduction in power consumption would be unparalleled. .. But what about thermal dissipation?

nano_meter
User Rank
Rookie
re: IBM details 3-D server chip stacks
nano_meter   12/12/2012 9:52:46 PM
NO RATINGS
IBM has been filling B323A in East Fishkill N.Y. for years with tooling for advanced nodes. It seems to have been their plan all along. They are running 22nm and 14nm development in pretty good volumes on the latest immersion tools. I don't understand the reference to " has not invested in a leading edge Fab" for quite some time , there is still room to expand in the current building, and as far as I know, they can support at least the next two nodes there.

chipmonk0
User Rank
Manager
re: IBM details 3-D server chip stacks
chipmonk0   12/12/2012 4:33:42 PM
NO RATINGS
For some time IBM has not invested in leading edge Fabs . So they have a reason to pursue TSV based 3D stacking, partitioning of functions ( SRAM, I/O etc. ). The thermal and stress issues of 3D stacking w/ TSVs are only beginning to be studied and both routing and performance would be affected by these factors. Integration at the Package level w/o compromising performance too much requires fine - pitch thin film interconnects and soon drilling holes ( TSVs ) in live Si. This is by no means cheap. By not building Fabs of the latest node IBM saves on Capital but their unit cost goes up because of expensive packaging. But they make large and expensive systems so additional part costs get buried. Companies that sell less than million units of high priced chips ( e,g. FPGA ) are next in line for integration at Package level. This is not the case for Consumer systems where the massive volume enables at least the leaders to build the latest Fabs and integrate everything ( as in a SoC ) on a single small chip. As some of the leading Fabless companies who have recently dabbled in 3D stacking etc. have found out, cost would be a big deterrent. So for them its back to the Intel single chip approach ( but built at offshore Foundries )

krisi
User Rank
CEO
re: IBM details 3-D server chip stacks
krisi   12/12/2012 3:59:53 PM
NO RATINGS
Did they discuss cooling challenges?



Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Engineer's Bookshelf
Caleb Kraft

The Martian: A Delightful Exploration of Math, Mars & Feces
Caleb Kraft
6 comments
To say that Andy Weir's The Martian is an exploration of math, Mars, and feces is a slight simplification. I doubt that the author would have any complaints, though.

The Engineering Life - Around the Web
Caleb Kraft

Surprise TOQ Teardown at EELive!
Caleb Kraft
Post a comment
This year, for EELive! I had a little surprise that I was quite eager to share. Qualcomm had given us a TOQ smart watch in order to award someone a prize. We were given complete freedom to ...

Design Contests & Competitions
Caleb Kraft

Join The Balancing Act With April's Caption Contest
Caleb Kraft
57 comments
Sometimes it can feel like you're really performing in the big tent when presenting your hardware. This month's caption contest exemplifies this wonderfully.

Engineering Investigations
Caleb Kraft

Frankenstein's Fix: The Winners Announced!
Caleb Kraft
8 comments
The Frankenstein's Fix contest for the Tektronix Scope has finally officially come to an end. We had an incredibly amusing live chat earlier today to announce the winners. However, we ...

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)