Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
Peter Clarke
User Rank
Blogger
re: London Calling: Could gate-switched FDSOI win?
Peter Clarke   12/14/2012 2:26:20 PM
NO RATINGS
The issue is the variability of the structures. Professor Asenov has extrapolated from bulk CMOS where it is the case that gate-last provides for less varitability in structures and therefore the ability to run devices over wider voltage ranges. Data is starting to come in from LETI/STMicroelectronics that supports the superioity of gate-first FDSOI over bulk CMOS and Professor Asenov has been able to calibrate his TCAD simulation against some of that data. But his point is that gate-last FDSOI should be even better and represents an opportunity for Samsung or TSMC or indeed any of the few companies that are left in leading-edge semiconductor manufacturing.

pinhead1
User Rank
Rookie
re: London Calling: Could gate-switched FDSOI win?
pinhead1   12/13/2012 5:44:15 PM
NO RATINGS
I think metals generally do have crystalline structure, but the grain size is typically very small. I think that during a high temperature anneal, there could be regrowth that you wouldn't get if you skipped the anneal. However, I'm still not sure I buy the TCAD result. Advanced CMOS uses very short anneals to keep the junction shallow, and it's possible that clever engineering of stress films or dopant in the metal gate or something might impede recrystallization.

krisi
User Rank
CEO
re: London Calling: Could gate-switched FDSOI win?
krisi   12/13/2012 3:56:15 PM
NO RATINGS
thank you Tony...so the difference boils down to whether metal gate is amorphous or polycrystalline, right?...but I thought semiconductors can be amorphous, poly or mono but metals are metals, they can't be polycrystalline etc???

Tony Lange
User Rank
Rookie
re: London Calling: Could gate-switched FDSOI win?
Tony Lange   12/13/2012 2:34:26 AM
NO RATINGS
It is about process: the following explanation is from Professor Asenov's blog: In metal-gate-first the implantation and activation of the self-aligned source and drain result in the polycrystalisation of the metal gate. In the commonly used TiN metal gate the resulting average metal grain size is 5-6nm. It is believed that in the gate-last technology the metal gate, deposited after the implantation activation, will not suffer high temperature treatments and can be kept amorphous, thus eliminating MGG as a source of statistical variability.

krisi
User Rank
CEO
re: London Calling: Could gate-switched FDSOI win?
krisi   12/13/2012 12:43:15 AM
NO RATINGS
I am not sure I understand. What Asenov simulate is semiconductor device with a certain gate stack. In the simulator it doesn't matter whether the gate is processed first or last, it is just there. What am I missing here? Kris P.s Disclaimer: I has been a while since I used Pisces, Medici or Silvaco's software, but the basic principle remains the same I think



Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
Post a comment
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Max Maxfield

Recommended Reads From the Engineer's Bookshelf
Max Maxfield
2 comments
I'm not sure if I read more than most folks or not, but I do I know that I spend quite a lot of time reading. I hate to be idle, so I always have a book or two somewhere about my person -- ...

Martin Rowe

No 2014 Punkin Chunkin, What Will You Do?
Martin Rowe
2 comments
American Thanksgiving is next week, and while some people watch (American) football all day, the real competition on TV has become Punkin Chunkin. But there will be no Punkin Chunkin on TV ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...