Are you backing FinFETs? FD-SOI? Gemanium? Tunnel FETs? and why?
Why is AMD abandon SOI after using it for years?
AMD will therefore move on from SOI based processes next year. Kaveri that will replace Trinity will be made with 28 nanometer technology, which CTO (Chief Technology Office) Mark Papermaster confirms will be Bulk-based. The same year the cheap and energy efficient platforms Kabini and Temash will arrive, which will build on a similar 28 nanometer technology. There were not details on who will supply the process, but most likely Kaveri will be made by GlobalFoundries, while TSMC will produce Temash and Kabini.
I want to go with FD-SOI because when the substrate is fully depleted meaning no doping(theoretically) and hence the substrate will have very high resistance.
This means that the drain and source of MOS transistors can be very close as ST-Micro suggested less than 10nm (8 , 5 , ..) and still gate will have good control over the drain current which is crucial for MOS transitors to work properly.
FD-SOI will not be completely new step like Intel's 3D stacked MOS transistor architecture.
Hence FD-SOI will be more cost effective in terms of material cost of MOS transistor manufacture.
Digital MOS : FD-SOI , 3D or carbon wires will be good.
Analog MOS : ????? (for less than 10nm)
Carbon wires will be a boon for digital chips of the future with more than 10 billion switches on chip. may be good for memory as well like processor caches and SRAM kind.
IBM's left hand does not seem to know what the right hand is doing - the foundry manufacturing landscape appears in complete disarry - poor UMC "sucker" - no wait UMC figured out long before IBM that SiLK though it looked great on paper could be manufactured...
UMC licenses IBM technology for 20-nm FinFETs
www.eetimes.com › News and Analysis
Jun 29, 2012 – (UMC) has licensed technology from IBM Corp. to expedite the development of its 20-nm CMOS process, including FinFET 3-D transistors, the ...
3 big customers have committed to making foundry planar 20nm next volume node versus pick 20nm finFET (called "14 or 16nm")
Rest still deciding. There is no meaningful data anywhere on foundry Finfet so perhaps they have the same problem as Intel.
As we unveil EE Times’ 2015 Silicon 60 list, journalist & Silicon 60 researcher Peter Clarke hosts a conversation on startups in the electronics industry. Panelists Dan Armbrust (investment firm Silicon Catalyst), Andrew Kau (venture capital firm Walden International), and Stan Boland (successful serial entrepreneur, former CEO of Neul, Icera) join in the live debate.