Breaking News
Comments
Newest First | Oldest First | Threaded View
Peter Clarke
User Rank
Blogger
re: Altera eyes FDSOI process for FPGAs
Peter Clarke   12/17/2012 2:09:45 PM
NO RATINGS
@Song-chou-1 My understanding is that 14-nm FDSOI is the new name for what was 20-nm FDSOI. And that it will be offered in 2014 at approx. the same time as 14-nm FinFETs from Intel, the 14XM process from Globalfoundries and 16-nm FinFET process from TSMC.

BJ-5
User Rank
Rookie
re: Altera eyes FDSOI process for FPGAs
BJ-5   12/17/2012 1:59:29 PM
NO RATINGS
Song Chou, 1. 14nm SOC is equals "20nm density design rules" 2. 16nm TSMC finFET equals 20nm density design rules" 3. 14nm Global FinFET is equals "20nm density design rules" 4. 10nm TSMC equals 14nm density design rules (S=0.7 scale factor from 20nm). Business orders are are for 20SOC (planar). No business model to redesign all the functional block IP to finFET or FDSOI at same density. 10nm will be SOI for all process variants HP/LP

song-chou-1
User Rank
Rookie
re: Altera eyes FDSOI process for FPGAs
song-chou-1   12/16/2012 10:40:49 PM
NO RATINGS
and 14nm FDSOI is also 20nm? Even me getting confused by the node names

song-chou-1
User Rank
Rookie
re: Altera eyes FDSOI process for FPGAs
song-chou-1   12/16/2012 10:36:47 PM
NO RATINGS
Mr. Peter, Word is Altera told TSMC they see no value in "20 nm FinFET" called "16nm node" 16nm is a Die size increase from 20 nm SOC and no power savings since FDSOI has body bias (key in FPGA) and no Body Bias in FinFETs. Altera will use TSMC 20nm and look for other options.



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Creating New Faceplates for Antique Analog Meters
Max Maxfield
40 comments
I've currently got a couple of hobby projects on the go that feature the use of antique analog meters. For example, there's my Inamorata Prognostication Engine and its companion, the ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)