Breaking News
Comments
Newest First | Oldest First | Threaded View
resistion
User Rank
CEO
re: Hynix DRAM layout, process integration adapt to change
resistion   1/25/2013 7:05:34 PM
NO RATINGS
I was intrigued by their 31 nm active area double patterning.

AD2010
User Rank
Blogger
re: Hynix DRAM layout, process integration adapt to change
AD2010   12/23/2012 1:31:18 PM
NO RATINGS
Micron & Samsung have been using 6F2 layout since many generations. So layout is not an indication of tech-node. In the early days for logic devices for defining the tech-node gate length was the main parameter then it became metal-1 pitch and the contacted gate pitch but now the most reliable parameter is the 6T-SRAM cell area. Cell area will emerge as important criteria for DRAM too.

mifb
User Rank
Rookie
re: Hynix DRAM layout, process integration adapt to change
mifb   12/21/2012 9:00:14 PM
NO RATINGS
It doesn't make sense to call it a 3xnm node when it is in reality a 4xnm DRAM technology. The reduced cell size would not justify this naming convention, since the competitors Samsung and Micron are using 6F2 designs allready. What about the IP situation, did Hynix buy the the bWL patents out of the Qimonda bankruptcy assets?

AD2010
User Rank
Blogger
re: Hynix DRAM layout, process integration adapt to change
AD2010   12/19/2012 10:05:22 PM
NO RATINGS
Yes bWl can be extended to 2x node by changing layout to 4F2. There are some processing issues but 4F2 with bWL is possible. For increasing cell capacitance, apart from looking at new dielectrics, there are some other tricks like using amorphous layers. The industry is always looking for other memory alternatives and it will come...

Rkuchibhatla
User Rank
Rookie
re: Hynix DRAM layout, process integration adapt to change
Rkuchibhatla   12/19/2012 7:41:32 PM
NO RATINGS
Nice work and good analysis. Do you think the bWL architecture can be exended to 2x nm node? I think the cell capacitance is also an issue at 2x nm and higher density requirements may push to look for other memory alternatives beyond 2x node.



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
4 comments
An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely unfamiliar. ...

Max Maxfield

What's the Best Traveling Toolkit?
Max Maxfield
23 comments
A few years ago at a family Christmas party, I won a pocket knife as part of a "Dirty Santa" game. This little scamp was a Buck 730 X-Tract. In addition to an incredibly strong and sharp ...

Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
10 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
42 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Top Comments of the Week
Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)