Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
resistion
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
resistion   1/25/2013 7:05:34 PM
NO RATINGS
I was intrigued by their 31 nm active area double patterning.

AD2010
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
AD2010   12/23/2012 1:31:18 PM
NO RATINGS
Micron & Samsung have been using 6F2 layout since many generations. So layout is not an indication of tech-node. In the early days for logic devices for defining the tech-node gate length was the main parameter then it became metal-1 pitch and the contacted gate pitch but now the most reliable parameter is the 6T-SRAM cell area. Cell area will emerge as important criteria for DRAM too.

mifb
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
mifb   12/21/2012 9:00:14 PM
NO RATINGS
It doesn't make sense to call it a 3xnm node when it is in reality a 4xnm DRAM technology. The reduced cell size would not justify this naming convention, since the competitors Samsung and Micron are using 6F2 designs allready. What about the IP situation, did Hynix buy the the bWL patents out of the Qimonda bankruptcy assets?

AD2010
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
AD2010   12/19/2012 10:05:22 PM
NO RATINGS
Yes bWl can be extended to 2x node by changing layout to 4F2. There are some processing issues but 4F2 with bWL is possible. For increasing cell capacitance, apart from looking at new dielectrics, there are some other tricks like using amorphous layers. The industry is always looking for other memory alternatives and it will come...

Rkuchibhatla
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
Rkuchibhatla   12/19/2012 7:41:32 PM
NO RATINGS
Nice work and good analysis. Do you think the bWL architecture can be exended to 2x nm node? I think the cell capacitance is also an issue at 2x nm and higher density requirements may push to look for other memory alternatives beyond 2x node.



Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...