Breaking News
Comments
Oldest First | Newest First | Threaded View
Rkuchibhatla
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
Rkuchibhatla   12/19/2012 7:41:32 PM
NO RATINGS
Nice work and good analysis. Do you think the bWL architecture can be exended to 2x nm node? I think the cell capacitance is also an issue at 2x nm and higher density requirements may push to look for other memory alternatives beyond 2x node.

AD2010
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
AD2010   12/19/2012 10:05:22 PM
NO RATINGS
Yes bWl can be extended to 2x node by changing layout to 4F2. There are some processing issues but 4F2 with bWL is possible. For increasing cell capacitance, apart from looking at new dielectrics, there are some other tricks like using amorphous layers. The industry is always looking for other memory alternatives and it will come...

mifb
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
mifb   12/21/2012 9:00:14 PM
NO RATINGS
It doesn't make sense to call it a 3xnm node when it is in reality a 4xnm DRAM technology. The reduced cell size would not justify this naming convention, since the competitors Samsung and Micron are using 6F2 designs allready. What about the IP situation, did Hynix buy the the bWL patents out of the Qimonda bankruptcy assets?

AD2010
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
AD2010   12/23/2012 1:31:18 PM
NO RATINGS
Micron & Samsung have been using 6F2 layout since many generations. So layout is not an indication of tech-node. In the early days for logic devices for defining the tech-node gate length was the main parameter then it became metal-1 pitch and the contacted gate pitch but now the most reliable parameter is the 6T-SRAM cell area. Cell area will emerge as important criteria for DRAM too.

resistion
User Rank
Author
re: Hynix DRAM layout, process integration adapt to change
resistion   1/25/2013 7:05:34 PM
NO RATINGS
I was intrigued by their 31 nm active area double patterning.



Radio
LATEST ARCHIVED BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...