Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
Tobias Strauch, EDAptix
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
Tobias Strauch, EDAptix   1/8/2013 10:01:24 AM
NO RATINGS
@modal, right, it is a kind of resource sharing. But SHP works on a standard FPGA, so the trick is the resource sharing on RTL.

Tobias Strauch, EDAptix
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
Tobias Strauch, EDAptix   1/4/2013 10:18:38 AM
NO RATINGS
@green_is_now These are up to 16 independent MCUs (ARMs). No “shipping memory states external” involved. They are cycle accurate to the original core. This is the difference to Multithreading. The 16 CPUs work independent of each other. There is also no “thread management in hardware” as @shikantaza speculates.

green_is_now
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
green_is_now   1/2/2013 11:26:28 PM
NO RATINGS
yes this is the important metric her What is the ratio for the spartan 6 with 5 cores working vs 16? Are these distinct cores or just reusing shipping memeory states external?

modal
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
modal   1/2/2013 11:03:27 PM
NO RATINGS
After reading this I though about Tabula. https://www.tabula.com/products/overview.php

Tobias Strauch, EDAptix
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
Tobias Strauch, EDAptix   12/21/2012 10:24:24 AM
NO RATINGS
Ali, you are right, deterministic EDP comes seamlessly with SHP. I'm not sure if performance improves (it actually gets a little bit worse), but the performance per area improves, since the area reduces. Most importantly the power reduces a lot compared to individual instantiations. From the system perspective you have a lot of positive secondary effects (reduced system architecture, better system performance, reduced power consumption due to better data sharing, EDP, …) Hope the world is not going down today, because this is just so much fun.

alidixon
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
alidixon   12/21/2012 9:49:31 AM
NO RATINGS
These techniques are indeed becoming more prevalent. There can be significant advantages both in cost and performance. XMOS multicore microcontrollers use these techniques with multiple cores which share an execution unit, and a single shared high speed memory. Together with Event Driven Processing, this approach works very well for software peripherals. It can also have real benefits in designing deterministic cores where low latency, real-time responses can be guaranteed by the architecture.

Tobias Strauch, EDAptix
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
Tobias Strauch, EDAptix   12/21/2012 8:34:53 AM
NO RATINGS
@Max, I forgot to mention, that you can do this on peripherals and DSPs as well. If you have 8 Ethernet cores, use one SHP-ed instead to reduce area. Or improve the latency of DSPs with SHP. In general you can say, the bigger, the better (Cray;-)). By the way, SHP is attractive for ASICs as well. @shikantaza Wikipedia clearly separates between multithreading and multiprocessing. SHP plays with multiprocessing and has nothing to do with multithreading or critical path optimization, c-slow retiming etc. SHP improves performance per area (ASICs) or performance per slice (FPGAs) of any design that is instantiated multiple times, which is not a bad thing. Now working on it since a few years, I realized the impact on the system architecture in the MultiCore era (power performance).

shikantaza
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
shikantaza   12/21/2012 2:03:12 AM
NO RATINGS
Uhhhh... I'm trying to wade through the gorp. I can't figure out whether your bud has managed to reinvent multithreading or reinvent critical-path optimization. It may be both, but mostly it sounds like fine-grain multithreading. This isn't a bad thing, and it's cool to leverage IP costs in an FPGA implementation, but multithreading has been done before. Intel's chips do either 2-way or 4-way as a means of "hiding" latencies (context switches or I/O waits) to keep the CPU(s) busy. Tera Computing (renamed "Cray" after buying assets) did 512-way. (The jury is still out there...) Multithreading is one way of squeezing performance from a fixed set of processing resources. It hides latencies, but pushes thread management into hardware. When a system runs out of thread capacity, then what? At some point the multithreading hardware becomes larger than the CPU. Which is the dog? Which is the tail?

Tobias Strauch, EDAptix
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
Tobias Strauch, EDAptix   12/20/2012 9:55:24 PM
NO RATINGS
Hi Max, yes, if you add the bus system (e.g. AMBA) to the SHP-ed design, you reduce system bottlenecks. SHP has a great impact on the system architecture, this is why I added the word “system” in SHP ;-)

Max The Magnificent
User Rank
Author
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
Max The Magnificent   12/20/2012 5:49:52 PM
NO RATINGS
I wonder if this technology works for IP cores other than processor cores -- I'll have to ask Tobias to comment here.

Page 1 / 2   >   >>


Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

ESC Silicon Valley 2015 Sneak Peek! Using Arduinos & ChipKITs for Rapid Prototyping
Max Maxfield
Post a comment
When it comes to my hobby projects, I'm a huge fan of Arduino and ChipKIT microcontroller development boards. One of the big attractions is the huge ecosystem that's grown around these ...

Bernard Cole

A Book For All Reasons
Bernard Cole
1 Comment
Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...

Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
5 comments
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll