Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
de_la_rosa
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
de_la_rosa   1/25/2013 8:46:28 PM
NO RATINGS
Rumors are that EUV cannot expose less than 30 nm and still have serious source issues.

resistion
User Rank
CEO
re: Moore’s Law seen hitting big bump at 14 nm
resistion   1/16/2013 2:53:54 AM
NO RATINGS
The 3D-NVM doesn't stack planes of transistors on top of one another. That approach has been abandoned by them.

resistion
User Rank
CEO
re: Moore’s Law seen hitting big bump at 14 nm
resistion   1/16/2013 2:52:09 AM
NO RATINGS
As you pointed out, there is a difference between foundries and Intel perspectives. As I pointed out, but you deleted, the difference is sensitivity to mask cost/product volume. A few more masks may be more tolerable if the volume is higher. But if there are respins of product, certainly mask cost burden is a bigger issue. E-beam maskless was proposed to completely eliminate the sensitivity, but perhaps more efficient multipatterning will arrive sooner.

resistion
User Rank
CEO
re: Moore’s Law seen hitting big bump at 14 nm
resistion   1/16/2013 2:48:37 AM
NO RATINGS
I think the simulation doesn't address the multi-level case, where you have heat sources sandwiched between heat sources. That is definitely a no-win situation.

Or_Bach
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
Or_Bach   1/15/2013 4:59:42 PM
NO RATINGS
Technology always come with challenges that need to be engineered. And monolithic 3D will introduce its own engineering challenges. As to the heat removal we did present in IEDM 2012 joint paper with Stanford presenting the strategy to overcome the heat removal challenge as been presented in our recent Blog http://www.monolithic3d.com/2/post/2012/12/can-heat-be-removed-from-3d-ic-stacks.html. The more important aspect is the total power which is becoming the important limiting factor. In that respect monolithic 3D is becoming the best path to overcome this limit as on chip interconnect is now dominating ~80% of the device power as presented in this IEDM

Or_Bach
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
Or_Bach   1/14/2013 11:14:36 PM
NO RATINGS
The NV memory vendors has already embrace monolithic 3D as their path to keep Moore's Law (which is about cost and number of transistors and not about dimension. The logic vendors should adapt the 3D path as in addition to provides a better cost it provides far lower power. On chip interconnect is now domination logic IC power and monolithic 3D is the only practical path to increase complexity without increasing power.

PV-Geek
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
PV-Geek   1/14/2013 10:10:04 PM
NO RATINGS
The main reason that the 14nm costs are not significantly higher than the 20nm costs is that the 14nm process is not a linear shrink of the 20nm process. It is essentially a 20nm process with a 14nm FinFET transistor. So all the back end multi-patterning costs are identical to 20nm. You will see the cost curve go back on the projected track at 10nm when triple patterning and SADP start needing to be used.

peralta_mike
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
peralta_mike   1/14/2013 5:21:25 PM
NO RATINGS
Ever since 1985 I have been hearing that Moore's law is about to plateau. But time and time again in one way or another the trend keeps persisting. - Mike Peralta



Most Recent Comments
Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
5 comments
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Max Maxfield

Recommended Reads From the Engineer's Bookshelf
Max Maxfield
25 comments
I'm not sure if I read more than most folks or not, but I do I know that I spend quite a lot of time reading. I hate to be idle, so I always have a book or two somewhere about my person -- ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...