Breaking News
Comments
Newest First | Oldest First | Threaded View
de_la_rosa
User Rank
Author
re: Moore’s Law seen hitting big bump at 14 nm
de_la_rosa   1/25/2013 8:46:28 PM
NO RATINGS
Rumors are that EUV cannot expose less than 30 nm and still have serious source issues.

resistion
User Rank
Author
re: Moore’s Law seen hitting big bump at 14 nm
resistion   1/16/2013 2:53:54 AM
NO RATINGS
The 3D-NVM doesn't stack planes of transistors on top of one another. That approach has been abandoned by them.

resistion
User Rank
Author
re: Moore’s Law seen hitting big bump at 14 nm
resistion   1/16/2013 2:52:09 AM
NO RATINGS
As you pointed out, there is a difference between foundries and Intel perspectives. As I pointed out, but you deleted, the difference is sensitivity to mask cost/product volume. A few more masks may be more tolerable if the volume is higher. But if there are respins of product, certainly mask cost burden is a bigger issue. E-beam maskless was proposed to completely eliminate the sensitivity, but perhaps more efficient multipatterning will arrive sooner.

resistion
User Rank
Author
re: Moore’s Law seen hitting big bump at 14 nm
resistion   1/16/2013 2:48:37 AM
NO RATINGS
I think the simulation doesn't address the multi-level case, where you have heat sources sandwiched between heat sources. That is definitely a no-win situation.

Or_Bach
User Rank
Author
re: Moore’s Law seen hitting big bump at 14 nm
Or_Bach   1/15/2013 4:59:42 PM
NO RATINGS
Technology always come with challenges that need to be engineered. And monolithic 3D will introduce its own engineering challenges. As to the heat removal we did present in IEDM 2012 joint paper with Stanford presenting the strategy to overcome the heat removal challenge as been presented in our recent Blog http://www.monolithic3d.com/2/post/2012/12/can-heat-be-removed-from-3d-ic-stacks.html. The more important aspect is the total power which is becoming the important limiting factor. In that respect monolithic 3D is becoming the best path to overcome this limit as on chip interconnect is now dominating ~80% of the device power as presented in this IEDM

Or_Bach
User Rank
Author
re: Moore’s Law seen hitting big bump at 14 nm
Or_Bach   1/14/2013 11:14:36 PM
NO RATINGS
The NV memory vendors has already embrace monolithic 3D as their path to keep Moore's Law (which is about cost and number of transistors and not about dimension. The logic vendors should adapt the 3D path as in addition to provides a better cost it provides far lower power. On chip interconnect is now domination logic IC power and monolithic 3D is the only practical path to increase complexity without increasing power.

PV-Geek
User Rank
Author
re: Moore’s Law seen hitting big bump at 14 nm
PV-Geek   1/14/2013 10:10:04 PM
NO RATINGS
The main reason that the 14nm costs are not significantly higher than the 20nm costs is that the 14nm process is not a linear shrink of the 20nm process. It is essentially a 20nm process with a 14nm FinFET transistor. So all the back end multi-patterning costs are identical to 20nm. You will see the cost curve go back on the projected track at 10nm when triple patterning and SADP start needing to be used.

peralta_mike
User Rank
Author
re: Moore’s Law seen hitting big bump at 14 nm
peralta_mike   1/14/2013 5:21:25 PM
NO RATINGS
Ever since 1985 I have been hearing that Moore's law is about to plateau. But time and time again in one way or another the trend keeps persisting. - Mike Peralta



Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Radio
NEXT UPCOMING BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Are the design challenges the same as with embedded systems, but with a little developer- and IT-skills added in? What do engineers need to know? Rick Merritt talks with two experts about the tools and best options for designing IoT devices in 2016. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.
Like Us on Facebook
Special Video Section
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
01:34
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...