Breaking News
Comments
Newest First | Oldest First | Threaded View
de_la_rosa
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
de_la_rosa   1/25/2013 8:46:28 PM
NO RATINGS
Rumors are that EUV cannot expose less than 30 nm and still have serious source issues.

resistion
User Rank
CEO
re: Moore’s Law seen hitting big bump at 14 nm
resistion   1/16/2013 2:53:54 AM
NO RATINGS
The 3D-NVM doesn't stack planes of transistors on top of one another. That approach has been abandoned by them.

resistion
User Rank
CEO
re: Moore’s Law seen hitting big bump at 14 nm
resistion   1/16/2013 2:52:09 AM
NO RATINGS
As you pointed out, there is a difference between foundries and Intel perspectives. As I pointed out, but you deleted, the difference is sensitivity to mask cost/product volume. A few more masks may be more tolerable if the volume is higher. But if there are respins of product, certainly mask cost burden is a bigger issue. E-beam maskless was proposed to completely eliminate the sensitivity, but perhaps more efficient multipatterning will arrive sooner.

resistion
User Rank
CEO
re: Moore’s Law seen hitting big bump at 14 nm
resistion   1/16/2013 2:48:37 AM
NO RATINGS
I think the simulation doesn't address the multi-level case, where you have heat sources sandwiched between heat sources. That is definitely a no-win situation.

Or_Bach
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
Or_Bach   1/15/2013 4:59:42 PM
NO RATINGS
Technology always come with challenges that need to be engineered. And monolithic 3D will introduce its own engineering challenges. As to the heat removal we did present in IEDM 2012 joint paper with Stanford presenting the strategy to overcome the heat removal challenge as been presented in our recent Blog http://www.monolithic3d.com/2/post/2012/12/can-heat-be-removed-from-3d-ic-stacks.html. The more important aspect is the total power which is becoming the important limiting factor. In that respect monolithic 3D is becoming the best path to overcome this limit as on chip interconnect is now dominating ~80% of the device power as presented in this IEDM

Or_Bach
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
Or_Bach   1/14/2013 11:14:36 PM
NO RATINGS
The NV memory vendors has already embrace monolithic 3D as their path to keep Moore's Law (which is about cost and number of transistors and not about dimension. The logic vendors should adapt the 3D path as in addition to provides a better cost it provides far lower power. On chip interconnect is now domination logic IC power and monolithic 3D is the only practical path to increase complexity without increasing power.

PV-Geek
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
PV-Geek   1/14/2013 10:10:04 PM
NO RATINGS
The main reason that the 14nm costs are not significantly higher than the 20nm costs is that the 14nm process is not a linear shrink of the 20nm process. It is essentially a 20nm process with a 14nm FinFET transistor. So all the back end multi-patterning costs are identical to 20nm. You will see the cost curve go back on the projected track at 10nm when triple patterning and SADP start needing to be used.

peralta_mike
User Rank
Rookie
re: Moore’s Law seen hitting big bump at 14 nm
peralta_mike   1/14/2013 5:21:25 PM
NO RATINGS
Ever since 1985 I have been hearing that Moore's law is about to plateau. But time and time again in one way or another the trend keeps persisting. - Mike Peralta



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Some Days You're the Pigeon, Others You're the Statue
Max Maxfield
7 comments
I was watching the travel channel on television the other evening. It was some program about Madrid. The thing I really noticed was the plethora of statues all over the place.

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)