REGISTER | LOGIN
Breaking News
Comments
Oldest First | Newest First | Threaded View
<<   <   Page 2 / 2
de_la_rosa
User Rank
Author
re: Qualcomm joins IMEC core CMOS R&D program
de_la_rosa   1/30/2013 3:22:56 PM
NO RATINGS
Do u mean test structures at 22nm or below? Because this is where i get confused. Has anybody seen decent results from an EUV platform? I saw once a 32nm half pitch pattern about 6 months ago.

Peter Clarke
User Rank
Author
re: Qualcomm joins IMEC core CMOS R&D program
Peter Clarke   1/30/2013 6:39:19 PM
NO RATINGS
I believe they run test structures. There is some data that is private and some that is communal. I suspect some wafers are communal and some private and confidential. Things like lithography metrics benefit from totalling everybodies' wafers.

de_la_rosa
User Rank
Author
re: Qualcomm joins IMEC core CMOS R&D program
de_la_rosa   1/31/2013 12:56:36 PM
NO RATINGS
Perhaps true for resist and process R&D. Difficult to see the benefits for chip manufactures though since there is no evidence asml's EUV platform can print below 32nm. Correct me if i am wrong.

de_la_rosa
User Rank
Author
re: Qualcomm joins IMEC core CMOS R&D program
de_la_rosa   1/31/2013 4:30:11 PM
NO RATINGS
I wish eetimes would report facts rather than buy into the politics

resistion
User Rank
Author
re: Qualcomm joins IMEC core CMOS R&D program
resistion   2/2/2013 3:18:59 AM
NO RATINGS
@supersonic76, I was checking up on this. Indeed, I would think even 32 nm hp is not yet nailed down, given the serious LER (well exceeding 10%). That's why there has even been talk of EUV being used in double patterning context, like complementary lithography proposed by Intel. Of course, consideration of double patterning defeats purpose of considering EUV. http://www.euvlitho.com/2012/P36.pdf

<<   <   Page 2 / 2


Like Us on Facebook