Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
resistion
User Rank
CEO
re: Xilinx preps 20-nm IC tape-out
resistion   2/1/2013 5:19:38 PM
NO RATINGS
Intel started double patterning a lot earlier. Due to pitch too small, their 45 nm diffusion and gate contacts had to be separately done with dry 193 nm, for example. This had to continue at 32 nm with immersion of course.

de_la_rosa
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
de_la_rosa   1/31/2013 8:52:05 PM
NO RATINGS
Well I actually wasn't aware NAND flash was already produced at 20nm. Amazing how far they pushed DUV immersion! Can EUV ever catch up???? EUV sounds DOA. Xilinx can't use double patterning for their designs. So they are surely stuck at the 32nm node for ever.

EUV Guy
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
EUV Guy   1/31/2013 6:34:01 PM
NO RATINGS
Memory companies are doing volume manufacturing at 20nm. NAND flash from all major vendors is available at or near 20nm half pitch, achieved with now standard double patterning techniques. Are you referring to Logic ICs exclusively?

de_la_rosa
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
de_la_rosa   1/31/2013 4:33:22 PM
NO RATINGS
Its simply not true. For very basic structures (lines and spaces) they may achieve 28 nm with double patterning. Nobody is close to 20nm.

resistion
User Rank
CEO
re: Xilinx preps 20-nm IC tape-out
resistion   1/31/2013 4:58:51 AM
NO RATINGS
But how long can a company continue to publicly stay at 28 nm?

Kresearch
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
Kresearch   1/31/2013 3:45:23 AM
NO RATINGS
@supersonic76, there are more double patterning layers in 20nm Lithography but no triple in foundry sides.

de_la_rosa
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
de_la_rosa   1/30/2013 6:35:22 PM
NO RATINGS
I'm really curious how they plan 20nm with DUV Immersion Lithography. Double patterning can provided limited patterns at the 28nm HP. Are they implying plans for triple patterning?? My suspicion is that there is a lot of bluffing going on at the moment.



Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Want to Present a Paper at ESC Boston 2015?
Max Maxfield
8 comments
I tell you, I need more hours in each day. If I was having any more fun, there would have to be two of me to handle it all. For example, I just heard that I'm going to be both a speaker ...

Martin Rowe

No 2014 Punkin Chunkin, What Will You Do?
Martin Rowe
Post a comment
American Thanksgiving is next week, and while some people watch (American) football all day, the real competition on TV has become Punkin Chunkin. But there will be no Punkin Chunkin on TV ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
13 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Martin Rowe

Book Review: Controlling Radiated Emissions by Design
Martin Rowe
1 Comment
Controlling Radiated Emissions by Design, Third Edition, by Michel Mardiguian. Contributions by Donald L. Sweeney and Roger Swanberg. List price: $89.99 (e-book), $119 (hardcover).