Breaking News
Comments
yjchen
User Rank
Author
re: Reducing power in AMD processor core with RTL clock gating analysis
yjchen   2/8/2013 7:21:26 AM
NO RATINGS
Hi Steve, As you mentioned, the correlation between silicon and PTPX are about +/-10%. From your experience, what's the correlation between PowerPro and PTPX? And Powerpro between silicon? Besides, in your flow, the input of Powerpro is saif. Why don't you use real waveform, like vcd or fsdb? Thanks. yjchen

GMN
User Rank
Author
re: Reducing power in AMD processor core with RTL clock gating analysis
GMN   2/22/2013 8:54:08 PM
NO RATINGS
PowerPro does use VCD and FSDB for more accurate analysis. However, if you are primarily concerned about clock gating efficiency, and not looking for peak power analysis, then SAIF is faster and more efficient

SteveKo
User Rank
Author
re: Reducing power in AMD processor core with RTL clock gating analysis
SteveKo   3/1/2013 5:38:54 PM
NO RATINGS
GMN had a good reply for SAIF usage, we used the Calypto recommended flow for that technical decision. For PowerPro to PTPX, we were not using their newer version which estimates actual power, we were looking and clock gating efficiency. However, there was useful correlation there. As per table 2, we achieved about a 25% reduction in flop activity rate from one design to the next, and that correlated with about 25% lower dynamic power for typical applications. (As a short point of interest, we did check how much power tended to be used per active flop on one of our early runs. But block-to-block varied a fair bit. As one would expect, blocks with lots of combination logic like floating point had more gate fanout capacitance per flop than other blocks).

daleste
User Rank
Author
re: Reducing power in AMD processor core with RTL clock gating analysis
daleste   2/12/2013 3:29:59 AM
NO RATINGS
Good work to improve the efficiency of the design. What ever happened to the clock-less logic that was supposed to make all of this not needed?

SteveKo
User Rank
Author
re: Reducing power in AMD processor core with RTL clock gating analysis
SteveKo   3/1/2013 5:42:03 PM
NO RATINGS
:-) About 10 years ago we did some serious looking into a clockless X86 design for deep low power, but the toolsets for efficient timing closure weren't there. And providing sufficiently robust async timing for state machines eats into perceived benefits. I think clock trees and meshes with optimized gating strategies will be with us for a while.

old account Frank Eory
User Rank
Author
re: Reducing power in AMD processor core with RTL clock gating analysis
old account Frank Eory   2/13/2013 2:18:03 PM
NO RATINGS
I find it amazing that after all these years of using clock gating to reduce power, the tools & methodologies continue to improve to such a degree that these types of large power reductions are still possible.

SteveKo
User Rank
Author
re: Reducing power in AMD processor core with RTL clock gating analysis
SteveKo   3/1/2013 5:46:47 PM
NO RATINGS
Indeed, it's interesting that even our max power virus pattern only needs 15% of the flops clocked. There was a lot of designer work optimizing clock gating, but Calypto's SLEC methodology helped show what could be done too. Tools evolve and designers gain experience, leading to ever lower active flop counts.



Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Radio
LATEST ARCHIVED BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Like Us on Facebook
Special Video Section
The LTC2380-24 is a versatile 24-bit SAR ADC that combines ...
In this short video we show an LED light demo to ...
02:46
Wireless Power enables applications where it is difficult ...
07:41
LEDs are being used in current luxury model automotive ...
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...
Vincent Ching, applications engineer at Avago Technologies, ...