Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
bcarso
User Rank
Author
re: My brain hurts!
bcarso   2/13/2013 8:27:11 PM
NO RATINGS
If the FETs are depletion mode devices (most JFETs are, some DMOS are) then think of the circuit as a complementary source follower, with slightly less than unity voltage gain for mid-rail signals. Such circuits are not that unusual as analog domain buffers. But as I stated above, for logic we have a problem even with such devices, as the voltage gain is always less than unity. Inverters have voltage gain. Non-inverters do not unless they have embedded within them inverters :)

Max The Magnificent
User Rank
Author
re: My brain hurts!
Max The Magnificent   2/11/2013 11:14:35 PM
NO RATINGS
Arrgghhh!!! Good catch -- I just went back and fixed it -- thanks for the "heads up" -- Max

eugen.saffert
User Rank
Author
re: My brain hurts!
eugen.saffert   2/11/2013 9:27:26 AM
NO RATINGS
Hi Max, there is a typo in your artikle just above the NOT gate truth table where it says: "PMOS transistor Tr1 will be turned On, and output 'y' will be connected to VSS (logic 1) via Tr1." Tr1 of course connects the output to VDD not VSS.

Max The Magnificent
User Rank
Author
re: My brain hurts!
Max The Magnificent   2/8/2013 6:47:23 PM
NO RATINGS
I agree -- what we need now is someone with the required FETs and a test bench -- if all else fails I'll pick some up from Mack Electronics when i visit them on Monday as I just mentioned in the following blog eetimes.com/electronics-blogs/other/4406626/What-light-through-yonder-window-breaks-?Ecosystem=programmable-logic

Max The Magnificent
User Rank
Author
re: My brain hurts!
Max The Magnificent   2/8/2013 6:44:36 PM
NO RATINGS
Yes -- this is a problem whenever the input is switching from 0 to 1 or vice versa, because there is a time in the middle of the switch when both transistors are at least partially active providing a short from Vdd to Vss -- fortunately this occurs for a very short time indeed

Max The Magnificent
User Rank
Author
re: My brain hurts!
Max The Magnificent   2/8/2013 6:42:45 PM
NO RATINGS
This is a great answer -- thanks for sharing

ecrahuljain
User Rank
Author
re: My brain hurts!
ecrahuljain   2/8/2013 7:06:49 AM
NO RATINGS
the problem lies here in the design itself as .... when considering the n-mos .... when 'a' terminal is logic 'high' ie equal to 1 then the n-mos transistor is in cutoff mode since the Vgs here would be 1-1=0 thus would be less than Vth ie threshold and thus would not conduct hence the above design is faulty....

seaEE
User Rank
Author
re: My brain hurts!
seaEE   2/8/2013 4:20:56 AM
NO RATINGS
I agree with DrQuine, try it out. Next week we can see if the column is titled Max's Hot FETs.

DrQuine
User Rank
Author
re: My brain hurts!
DrQuine   2/8/2013 3:31:15 AM
NO RATINGS
Disproving such a proposal is best accomplished by trying it out. Sometimes the results are unexpected and you may learn something. What actually happens when the proposed circuit is constructed? Do the behavior and behavior match the predictions above? With observations in hand, will some adjustments make a difference? [Unfortunately, I don't have the resources to try it out myself.)

David Ashton
User Rank
Author
re: My brain hurts!
David Ashton   2/8/2013 12:40:27 AM
NO RATINGS
Fairchild actually put out an app note for using CMOS like this: http://www.fairchildsemi.com/an/AN/AN-88.pdf

Page 1 / 2   >   >>


Radio
LATEST ARCHIVED BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Most Recent Comments
Like Us on Facebook
Special Video Section
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...