Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
bcarso
User Rank
Rookie
re: My brain hurts!
bcarso   2/13/2013 8:27:11 PM
NO RATINGS
If the FETs are depletion mode devices (most JFETs are, some DMOS are) then think of the circuit as a complementary source follower, with slightly less than unity voltage gain for mid-rail signals. Such circuits are not that unusual as analog domain buffers. But as I stated above, for logic we have a problem even with such devices, as the voltage gain is always less than unity. Inverters have voltage gain. Non-inverters do not unless they have embedded within them inverters :)

Max The Magnificent
User Rank
Blogger
re: My brain hurts!
Max The Magnificent   2/11/2013 11:14:35 PM
NO RATINGS
Arrgghhh!!! Good catch -- I just went back and fixed it -- thanks for the "heads up" -- Max

eugen.saffert
User Rank
Rookie
re: My brain hurts!
eugen.saffert   2/11/2013 9:27:26 AM
NO RATINGS
Hi Max, there is a typo in your artikle just above the NOT gate truth table where it says: "PMOS transistor Tr1 will be turned On, and output 'y' will be connected to VSS (logic 1) via Tr1." Tr1 of course connects the output to VDD not VSS.

Max The Magnificent
User Rank
Blogger
re: My brain hurts!
Max The Magnificent   2/8/2013 6:47:23 PM
NO RATINGS
I agree -- what we need now is someone with the required FETs and a test bench -- if all else fails I'll pick some up from Mack Electronics when i visit them on Monday as I just mentioned in the following blog eetimes.com/electronics-blogs/other/4406626/What-light-through-yonder-window-breaks-?Ecosystem=programmable-logic

Max The Magnificent
User Rank
Blogger
re: My brain hurts!
Max The Magnificent   2/8/2013 6:44:36 PM
NO RATINGS
Yes -- this is a problem whenever the input is switching from 0 to 1 or vice versa, because there is a time in the middle of the switch when both transistors are at least partially active providing a short from Vdd to Vss -- fortunately this occurs for a very short time indeed

Max The Magnificent
User Rank
Blogger
re: My brain hurts!
Max The Magnificent   2/8/2013 6:42:45 PM
NO RATINGS
This is a great answer -- thanks for sharing

ecrahuljain
User Rank
Rookie
re: My brain hurts!
ecrahuljain   2/8/2013 7:06:49 AM
NO RATINGS
the problem lies here in the design itself as .... when considering the n-mos .... when 'a' terminal is logic 'high' ie equal to 1 then the n-mos transistor is in cutoff mode since the Vgs here would be 1-1=0 thus would be less than Vth ie threshold and thus would not conduct hence the above design is faulty....

seaEE
User Rank
CEO
re: My brain hurts!
seaEE   2/8/2013 4:20:56 AM
NO RATINGS
I agree with DrQuine, try it out. Next week we can see if the column is titled Max's Hot FETs.

DrQuine
User Rank
CEO
re: My brain hurts!
DrQuine   2/8/2013 3:31:15 AM
NO RATINGS
Disproving such a proposal is best accomplished by trying it out. Sometimes the results are unexpected and you may learn something. What actually happens when the proposed circuit is constructed? Do the behavior and behavior match the predictions above? With observations in hand, will some adjustments make a difference? [Unfortunately, I don't have the resources to try it out myself.)

David Ashton
User Rank
Blogger
re: My brain hurts!
David Ashton   2/8/2013 12:40:27 AM
NO RATINGS
Fairchild actually put out an app note for using CMOS like this: http://www.fairchildsemi.com/an/AN/AN-88.pdf

Page 1 / 2   >   >>


Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
Post a comment
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Max Maxfield

Recommended Reads From the Engineer's Bookshelf
Max Maxfield
2 comments
I'm not sure if I read more than most folks or not, but I do I know that I spend quite a lot of time reading. I hate to be idle, so I always have a book or two somewhere about my person -- ...

Martin Rowe

No 2014 Punkin Chunkin, What Will You Do?
Martin Rowe
2 comments
American Thanksgiving is next week, and while some people watch (American) football all day, the real competition on TV has become Punkin Chunkin. But there will be no Punkin Chunkin on TV ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
15 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...